Incorporating Parameter Variations in BTI Impact on Nano-scale Logical Gates Analysis

Seyab Khan Said Hamdioui Computer Engineering Laboratory Delft University of Technology Mekelweg 4, 2628 CD Delft, The Netherland {M.S.K.Seyab,S.Hamdioui}@tudelft.nl

Halil Kukner

Praveen Raghavan Francky Catthoor Kapeldreef 75, B-3001 Leuven, Belgium {Halil,Ragha,Francky.catthoor}@imec.be

Abstract—As semiconductor manufacturing has entered into the nanoscale era, Bias Temperature Instability (BTI) became a major threat to reliability of CMOS circuits. This threat may even be more severe in the presence of parameter variations such as temperature and process. This paper presents simulation based analysis of BTI and parameter variations in logic gates. Delay, static and dynamic power consumptions are the metrics considered in the analysis. The simulation results show that while considering BTI only, the impact on delay is strongly temperature and duty cycle dependent. For example, in a NOR gate the delay at 75°C and 50% duty cycle is 56% higher than at 25°C; and at 40% duty cycle is 67% higher than at 60%. The results also show that BTI reduced the static and dynamic power. The analysis is redone for BTI by incorporating parameter variation. Monte Carlo simulation results reveal that BTI impact is exacerbated in the presence of parameter variations with up to 15%.

Index Terms-: NBTI, PBTI, Complex gates, duty cycle, frequency, stress location

I. INTRODUCTION

The unabated CMOS technology miniaturization has resulted in higher IC performance and density; however, it has caused variability and reliability issues in the scaled technologies [1]. These issues make it difficult to maintain the performance throughout the operational lifetime of the IC.

From the variability perspective, magnitudes of the parameter (process and temperature) variations are growing drastically in scaled technologies. The process variation is a consequence of the unavoidable imperfection in the MOS transistors fabrication process [3]. Similarly, temperature variation results from the changing inputs and operational conditions of the MOS transistors. On the other hand, among the reliability issues, Bias Temperature Instability (BTI) -Negative BTI (NBTI) in PMOS transistors and Positive BTI (PBTI) in NMOS transistors- has drawn attention. BTI degrades the performance of MOS transistors during "ON" states at elevated temperatures. A unique property of BTI is annealing during the transistor "OFF" state. Therefore, depending on the "ON/OFF" states, MOS transistors experience variable BTI impacts [2]. Both parameter variations and BTI can impact key performance parameters of a MOS transistor, such as, delay, static and dynamic powers, and effective lifetime.

Many researchers have explored the impact of BTI and/or parameter variations separately [3-8]. However, they did not consider them simultaneously, and the possible interaction

between BTI and parameter variations. For example, Paul et al., in [4] pioneered BTI analysis by performing NBTI analysis for the continuous inputs that results in the worst degradation. Kumar et al., in [5] and Khan et al., in [6] presented NBTI analysis for dynamic inputs. Rakesh et al., in [7] introduced various process and design parameters into the analysis. Similarly, Borkar et al., in [3] analyzed the impact of parameter variations on circuits. Hamid et al., in [8] analyzed delay fluctuation due to process variations. Since both BTI and parameter variations affect the threshold voltage of MOS transistors, their combined impacts may be severe; considering them in isolation could be too optimistic.

Recently, few papers have addressed combined impacts of variability and NBTI at different levels [9,10]. For instance, Kumar et al., in [9] investigated the effect in ring oscillators and SRAM cells. Siddiqua et al., in [10] explored both NBTI and process variation in an SRAM cell array and other benchmark circuits. Although the aforementioned work analyzed combined impacts of NBTI and process variations at circuit levels. They do not considered the parameter variations (both process and temperature); in addition they restrict their analysis to NBTI rather than covering both NBTI and PBTI.

This paper presents a simulation based analysis for logic gates that encompasses both parameter variations (process and temperature) and BTI (NBTI and PBTI). The main contributions of this paper are:

- · Incorporate both NBTI and PBTI in simulation and analvze their impacts on gate delays. Additionally, analyze the impacts of duty cycle and temperature on BTI.
- Investigate BTI impacts on the static and dynamic power consumptions of the gates.
- Explore the impacts of parameter variations and their combined effect with the BTI at the gate level.

The rest of the paper is organized as follows: Section II presents an overview of BTI and parameter variations along with the analysis framework. Section III analyzes BTI impact on delays, static and dynamic power consumptions of the logic gates. Section IV analyzes the combined impact of BTI and parameter variations in the gates and discuss the results. Finally, Section V concludes the paper.



Fig. 1. ΔV_{th} due to BTI and parameter variations

II. BACKGROUND AND ANALYSIS FRAMEWORK

Fig. 1 shows the threshold voltage increment (ΔV_{th}) due to BTI, parameter variations and their interaction. The rest of this section describes BTI mechanism and parameter variations in MOS transistors in perspective of their contribution to the threshold voltage increment.

A. BTI Mechanism

BTI degradation results from several electro-chemical processes in the MOS transistors under different stress conditions. The processes that take place in a PMOS transistor under *negative* gate stress cause NBTI, and those taking place in an NMOS transistor under *positive* gate stress cause PBTI.

During BTI, the Silicon Hydrogen bonds (\equiv Si-H) breaking take place at the Silicon-Silicon dioxide (Si-SiO₂) interface. The broken Silicon bonds (\equiv Si-) trap at the Si-SiO₂ interface, thus known as interface traps and the released H atoms/molecules diffuse toward the poly gate. The *number of interface traps* (N_{IT}) depends on \equiv Si-H bond breaking rate (k_f), H and H₂ diffusion rates (D_H and D_{H_2}), and \equiv Si- bond recovery rate (k_r). The overall process has been described by a well-known Reaction-Diffusion (RD) model [2] as follows:

$$N_{IT}(t) = \left(\frac{k_f N_o}{k_r}\right)^{2/3} \cdot \left(\frac{k_H}{k_{H_2}}\right)^{1/3} \cdot (6.D_{H_2} \cdot t)^{1/6}, \quad (1)$$

where N_o , k_H , k_{H_2} and t, represent initial bond density, H to H_2 conversion rate, H_2 to H conversion rate inside SiO₂ layer, and time, respectively. It has been argued in [2,12,13] that k_f , k_H and D_H are temperature dependent and so is BTI. Similarly, N_o parameter depend on the process and operational temperature.

Interface traps at the Si-SiO₂ interface oppose the applied gate stress resulting in the threshold voltage increment ($\Delta V_{\rm th}$) of MOS transistors. The relation between N_{IT} and $\Delta V_{\rm th}$ is:

$$\Delta V_{th} = (1+m).q.N_{IT}/C_{ox}.\gamma.\chi,\tag{2}$$

where m, q, and C_{ox} are the holes/mobility degradation that contribute to the V_{th} increment [14], electron charge, and oxide capacitance, respectively. γ represents the stress duration of the transistor with respect to the total input period (i.e., *duty cycle*). Moreover, χ is a BTI coefficient with χ =1 for NBTI and χ =0.5 for PBTI [15].

B. Parameter variation

As shown in Fig. 1, parameter variations may be a result of either the process variation or the temperature variations. These two variations are described as follows:

Process variation

These are one time variations that occur during the fabrication and cause deviation of process parameters from their designated values [19]. Examples of process variations include drift in parameters such as, channel effective length ($L_{\rm eff}$), width ($W_{\rm eff}$), oxide thickness, and dopant concentration. Variations in the process parameters are usually described by some probability density functions such as, Guassian distribution. Variation in the process parameters affect the V_{th} of the MOS transistor by the given Stolk's formula [17]:

$$\sigma_{V_{th}} = C. \frac{1}{\sqrt{W_{eff}.L_{eff}}},\tag{3}$$

where C is a technology dependent constant. The above relation reveals that variations in the process parameters have complementary impacts on $V_{\rm th}$ of the MOS transistor.

Temperature variation

This is a dynamically varying parameter that reflects the changing operating conditions of the transistor. Temperature variation has widely diverse impacts on the MOS transistor. For instance, temperature increment causes $V_{\rm th}$ reduction that speed up the transistor. Moreover, temperature elevation causes increasing trend in the leakage current of the transistor.

Temperature dependence of the $V_{\rm th}$ can be extracted from the generalized analytical formulation of $V_{\rm th}$ as given by [18]:

$$V_{th} = C_{vt} - \frac{Q_{ss}}{C_o} + \Phi_{ms},\tag{4}$$

where C_{vt} is a constant and Q_{ss} is the surface charge at the Si-SiO₂ interface. Moreover, Φ_{ms} is a temperature dependent Si-SiO₂ work function difference and is given by [18].

$$\Phi_{ms} = -0.61 - \Phi_F(T), \tag{5}$$

 $\Phi_F(T)$ is Fermi potential. The above equation shows that temperature increment reduces the work function difference and consequently lowers the V_{th}. Temperature impacts on leakage currents and power are also reported in [19].

C. Gate Delay Model

Threshold voltage variation of the MOS transistor either due to BTI or parameter variations has its impact on the gate delay [12]. A generalized formula that relate $V_{\rm th}$ variations ($\Delta V_{\rm th}$) in a transistor to the gate delay is given by [4]:

$$\Delta D = \frac{n.\Delta V_{th}}{(V_{gs} - V_{th})},\tag{6}$$

where n is a constant representing the velocity saturation index of carriers in the MOS transistor channel.

D. Analysis Framework

The analyses presented in this paper address the impacts of both BTI and parameter variations in the gates. For this analysis, a framework shown in Fig. 2 has been developed. Stage(A) of the figure is used for degradation free simulation of the gates. For this case, the gates are synthesized using 45nm PTM transistor models and simulated using HSPICE to get a reference for analyses. Thereafter, at Stage(B) of the figure Verilog-A modules are added to each transistor to get BTI augmented gates. Depending on biasing input of each transistor, the Verilog-A module produces $\Delta V_{\rm th}$ that binds BTI impact to the additional gate delay (ΔD). Finally, variations of Stage(C) are introduced to investigate the combined impacts of BTI and parameter variations.



Fig. 2. Schematics of the BTI analysis framework

III. BTI IMPACTS

This section analyzes BTI impacts in logic gates such as, NOR, OR, NAND, AND. Initially, it presents BTI impact on delay degradation of the gates. Thereafter, it investigates BTI impacts on static and dynamic powers of the gates.

A. Delay Degradation

Sakuri et al., in [20], argued that the gate output rise and fall transition times depend on the $V_{\rm th}$ of the PMOS and NMOS transistors, respectively. Since NBTI causes $\Delta V_{\rm th}$ to PMOS transistor, and PBTI causes $\Delta V_{\rm th}$ to NMOS transistors [11]. Therefore, analysis in this section considers gate rise transition times for estimating BTI impact. However, PBTI impact is augmented in the analysis and can be measured by focusing on the falling transition time of the gates.

Analyses in this paper are inspired by the observations that the duty cycle and temperature have *significant* contributions to the BTI induced delay in the gates. We argue that impact of the duty cycle on the delay is strongly gate type dependent. A given duty cycle can result in lower or higher additional in different gates. On the other hand, temperature increment results in higher BTI impacts regardless of the gate type.

Let us consider a two inputs NOR gate that is analyzed using the previously mentioned framework. The analyses are carried out at various temperature and duty cycles, and the results are shown in Fig. 3. In Fig. 3(a) BTI induced delay variation in the gate under three different temperatures is shown. The figure shows that BTI causes only 19.09% additional delay



Fig. 3. (a) BTI induced delay increment in NOR gate at different temperatures as a function of time (b) BTI induced delay increment in NOR gate at different duty cycles as a function of time

to gate at 25°C. However, when the temperature increases to 75°C, BTI induced delay approaches to 29.75%. The 56% increment in BTI induced delay with the temperature elevation can be justified by k_f , k_H , and D_{H_2} (see Eq. 1) dependence on temperature [2].

In addition to the temperature dependence, BTI induced delay dependence on duty cycle of the gate inputs is explored. Duty cycle is the percentage of a period that the inputs of gate remain high. Fig. 3(b) shows the BTI induced delay variation in a NOR gate under the three duty cycles. The figure shows that variation in the duty cycle has a significant impact on the BTI induced delays. For example, at 50% duty cycle BTI cause 24.53% additional delays to the gate. However, at 40% duty cycle, additional delay due to BTI increases to 31.46%, while the delay due to BTI becomes only 18.57% at 60% duty cycle.

The analyses are extended to other logic gates(i.e., OR, NAND and OR). It is observed that OR is synthesized from a NOR gate with a NOT gate at its output. Therefore, rising transition at the OR output results from combined PBTI impacts in NOR part and NBTI impact in NOT part. Similarly, falling transition at the OR output results from combined PBTI impacts in NOR part and NBTI impact in NOT part.

TABLE I BTI IMPACT (% INCREMENT) ON DELAY OF THE LOGIC GATES AT DIFFERENT TEMPERATURES AND DUTY CYCLES (D.C.)

Temp	D.C	NOR	OR	NAND	AND
25°C	40	23.88	6.04	9.88	14.57
	50	19.09	8.79	7.49	16.88
	60	14.49	12.87	6.43	21.47
50°C	40	29.51	9.98	16.07	17.32
	50	24.53	14.19	14.75	19.68
	60	23.14	18.36	12.70	28.93
75°C	40	34.12	12.26	18.58	22.77
	50	29.75	16.87	16.60	22.48
	60	24.56	25.66	15.94	30.84

The analyses are performed at different temperature $(25^{\circ}C, 50^{\circ}C, 75^{\circ}C)$ and duty cycles (40%, 50%, 60%). Table I shows the simulation results of the analyses. Column 2 shows BTI

impact the NOR gate and column 3 presents BTI impact in OR gate under the mentioned conditions. Comparison of the impacts reveals that elevation in the temperature exacerbate the BTI impact in both gates. However, increment in the duty cycle lowers the impact in NOR gate, while causes increment in the impact on OR gate. For example, the in NOR gate at 75°C and 40% duty cycle, the additional delay is 31.46%, while the additional delay reduces to 34.12% at 60% duty cycle. However, the duty cycle increment from 40% to 60% causes additional delay increment from 12.26% to 25.66%.

It can be concluded that impact of duty variation depend on the gate type and that temperature increment exacerbates BTI impact regardless of the gate type.

B. Power Degradation

Power consumption in a gate comes from two parts i.e., Static power and Dynamic power. The static power consumption is a result of leakage current that occurs when all inputs hold some stable logic levels. With switching at the inputs, charging and discharging take place in the MOS capacitances that result in dynamic power consumption. The static and dynamic power consumption of NOR and OR gates are given in Table 4. The table shows that without considering BTI in the gates, the absolute values of both static and dynamic powers increase with the temperature elevation.

TABLE II Static and Dynamic power (Watt) in a NOR and OR gates without considering BTI

Temp ⁰ C	N	OR	OR			
temp c	SP	DP	SP	DP		
25	13.8n	2.48μ	12.1n	4.93μ		
50	16.2n	2.59μ	14.5n	5.13μ		
75	18.3n	2.62μ	16.4n	5.31µ		
* SP- Static Power + DP-Dynamic Power						

Static Power

Static power results from leakage current that consists of various components, such as sub-threshold leakage, gate leakage, are verse-biased junction leakage, punch-through leakage, and gate-induced drain leakage. Among these sub-threshold leakage and gate leakage are dominant and they are temperature dependent. Column 2 of Table II shows the leak power in the NOR gate when the PMOS transistors are in the OFF state. The power shows an increasing trend with the temperature elevation.

The NOR gate is again analyzed using the framework mentioned in the previous section for static power. The analyses are carried out at various temperatures and 50% duty cycle, and the results are shown in Fig. 4(a). The figure shows that static power reduction follows a trend opposite to that of the delay increment. For example, the static reduction is 10.25% at 25°C, however, the reduction is only 7.35% at 75°C. The lower reduciton in static power at higher temperature can be attributed to the higher static power in the absence of BTI in the gate as shown in columns 2 and 4 of Table II.



Fig. 4. (a) Static power reduction in as a function of time (b) Dynamic power reduction in as a function of time

Dynamic power

The dynamic power consumption of a gate is due to the current that flows during switching of the gate from one state to another. This current charges the internal nodes of the transistors and flows from the *supply* to the *ground* when the p-channel transistor and n-channel transistor turn on simultaneously during the transition.

Results of the BTI induced dynamic power variation in a NOR gate at various temperatures and 50% duty cycle are shown in Fig. 4(b). The result shows that dynamic power also follow the reduction trend and can approach up to 3.70% lower than the reference fresh gate at 75°C. However, unlike the static power, the dynamic power degradation increases with temperature. The trend can be attributed to the reduction in the saturation current of the transistors during the switching.

The analysis are extended to other logic gates that are simulated at different temperature (25°C, 50°C, 75°C) and 50% duty cycles. Table III shows BTI induced static power (columns 2,4,6, and 8) reduction becomes less significant at higher temperature. However, BTI induced reduciotn in dynamic power increases with temperature elevation. The impact of temperature on the dynamic power reduction is too small in our preliminary analysis. *we plan to investigate reason of the smaller temperature impact on the dynamic power and include it in the final paper*.

 TABLE III

 STATIC AND DYNAMIC POWER REDUCTION (%)IN A NOR GATE

Temp	NOR		OR		NAND		AND	
	*SP	+DP	SP	DP	SP	DP	SP	DP
25	10.25	3.06	12.66	3.53	11.41	3.30	13.06	3.81
50	8.43	3.46	9.80	3.74	9.73	3.71	10.34	4.23
75	7.35	3.70	8.42	4.17	8.30	3.92	8.74	4.57
* SP= Static Power, ⁺ DP=Dynamic Power								

It can be concluded that in the absence of BTI, static power increases with the temperature elevation. Therefore, BTI induced static power will be smaller in percent but its absolute value will be higher. On the other hand, dynamic power has a weak dependence on the operational temperature.



Fig. 5. (a) Variations in temperature of a gate (b) Variation in the process parameter (PMOS length) of NOR gate (c) Percent delay variation in the NOR gate under temperature variation (d) Percent delay variation in the NOR gate under process parameter variations

IV. BTI AND PARAMETER VARIATIONS IMPACT

This section analyzes the combined impacts of BTI and parameter variations. Initially, it analyzes impact of the variations and then combine with BTI.

A. Parameter Variations

Parameter variation is a combination of temperature and process variations. The spread in the temperature and process parameters represent variation in junction temperature due to variation in the gate inputs and process parameters, respectively. These variations and their impact on a NOR gate are described as follows:

- Different inputs at the gate cause variation in the junction temperature. Capturing the exact variations are strongly the workload dependent, however, Gaussian's distribution is suitable enough to for approximating the impacts. Fig. 5(a) plot the distribution of operational temperature using Gaussian's distribution. Delay of the NOR gate is analyzed using Monte Carlo simulations for the temperature distribution and result are shown in Fig. 5(c). The figure shows that fluctuations in the delay linearly follows the temperature variation, the peak-to-peak variation in the delay is 10%, however, the mean value of variation in the delay is only 0.46% than the reference.
- The imperfection in the fabrication process results in the process parameters variations. The process parameters considered for the variation in the analysis include PMOS and NMOS channel lengths, and widths. Fig. 5(b) shows an example of the variations i.e., PMOS channel length variation in 45nm PTM [22] transistors. Results of Monte

Carlo simulations of the NOR gate is shown Fig. 5(d). The figure shows distribution of the delay approaches 20% with variation in the process paremeters. However, unlike the temperature variation, the mean value of the delay variation is about 5%. Francky et, al., in [21] have also reported a similar trend, however the exact physical mechanism is not understood yet.



Fig. 6. Delay variation in a NOR gate under the parameters variations

• To observe the combined effects of temperature and process parameter variation, simulations are performed on the NOR gate. Results of the simulation are presented in Fig 6 which shows that peak-to-peak variation in the delay become approaches 20% and the mean value of delay increment is about 6%.



Fig. 7. (a) Percent delay variation of a NOR gate under BTI and parameter variations

Therefore, it can be concluded that variation in the process parameters have more significant impact than temperature variation.

B. BTI and Parameter Variation

The final step of the analysis is to observe the combined effects of BTI and process variation on logical gates. Monte Carlo simulations are performed on a the reference NOR gate and can be easily extended to the other gates. Fig. 7 shows the percentage increment in the delay of gate. Analysis of the results reveal that:

- Mean increment in the delay changes with respect to the variation free case. The figure shows that the mean increment in the delay is about 34.56%. However, the delay increment in the variation free case is only 29.75%. The additinal delay results from the positive interference between BTI and the variation induced delay increments.
- The additional delay becomes more distributed in the presence of the parameter variation. For example, outliers in the additional delay can become as low as 19% and may approach as high as 52%. The delay distribution due to parmeters variation when analyzed in the presence of the varying duty cycles will further increase the span of the delay.

In conclusion, it can be argued that parameter variations exacerbate BTI impacts in the gates. The variations have two fold effects: (a) the increase in the mean value of the additional delay (b) the increase in the span of the additional gate delay.

V. CONCLUSION

This paper has presented a simulation based analysis to address the combined impacts of BTI and parameter variations in logic gates. First, without considering the parameter variations, the results show an increment in delays and its dependency on the duty cycles and operational temperature. Second, the results show that BTI causes a reduction in the static and dynamic power consumptions of the gates. Third, they show that even in the absence of BTI, parameter variations has an impact on the delay of the gates. Finally, the simulation revealed that combined effects of BIT and parameter variations exacerbate the delay increments in the gates.

REFERENCES

- [1] S. Borkar, et al "Micro architecture and Design Challenges for Giga scale Integration", *Pro. of Intl. Sympos. Micro architecture*, 2004.
- [2] M.A. Alam and S. Mahapatra, "A Comprehensive Model of PMOS NBTI Degradation", *Microelectronics Reliability*, Vol:45, Issue:1, pp: 71-81, 2005.
- [3] S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, V. De, "Parameter Variations and Impact on Circuits and Microarchtecture", *Proc. of Design Automation Conference (DAC)*, pp:338-342, 2003.
- [4] B.C. Paul, K. Kang, H. Kufluoglu, M. A. Alam, K. Roy, "Impact of NBTI on the Temporal Performance Degradation of Digital Circuits", *IEEE Electron Device Letter*, Vol. 26, No.8, Aug. 2005.
- [5] S.V. Kumar, C. H. Kim, S. Sapatnekar "An Analytical Model for Negative Bias Temperature Instability", Proc. of ICCAD, 2006.
- [6] S. Khan and S. Hamdioui, "Temperature dependence of NBTI induced delay", Proc. of Intl. Online Test Symp. (IOLTS), Page: 15-20, July, 2010.
- [7] R. Vattikonda, W. Wang, Y. Cao, "Modeling and minimization of PMOS NBTI effect for robust nanometer design", *Proc. of Design Automation Conference (DAC)*, pp:1047 - 1052, 2006.
- [8] H. Mahmoodi, S. Mukhopadhyay, K.Roy, "Estimation of Delay Variation due to Random Dopant Fluctuation in Nano-scale CMOS Circuits", *IEEE Journal of Solid State Circuits*, Vol. 40, no. 9, Sept. 2005.
- [9] S. Kumar, S. Sapatnekar, "Incorporating Effects of Process, Voltage and Temperature Variation in BTI Models for Circuits Design", *IEEE Latin American Symposium on Circuits and Systems*, pp. 236-239, Feb. 2010.
- [10] T. Siddiqua, S. Gurumurthi, M. R. Stan "Modeling and Analyzing NBTI in the Presence of Process Variations", proc. of International Symposium on Quality Electronic Design (ISQED), pp. 28-33, 2011.
- [11] S. Zafar, et al., "A comparative study of NBTI and PBTI in SiO2/HfO2 stacks with FUSI, TiN, gates", Pro. of VLSI Technology symp., 2006.
- [12] S. Khan and S. Hamdioui, "NBTI Modeling in the Framework of Temperature Variation' Proc. of Design and Test in Europe (DATE), pp:978-981, 2010.
- [13] S. Khan, and S. Hamdioui, "Temperature dependence of NBTI induced delay", Proc. of Intl. Online Test Symp. (IOLTS), Page: 15-20, July, 2010.
- [14] A.T. Krishnan, V. Reddy, S. Chakravarthi, J. Rodriguez, S. John, S. Krishnan, "NBTI impact on transistor and circuit: Models, mechanisms and scaling effects", *Pro. of IEDM*, 2003.
- [15] M.T. Luque, B. Kaczer, J. Franco1, J. Roussel, T. Grasser, T.Y. Hoffmann, and G. Groeseneken "From Mean Values to Distribution of BTI Lifetime of Deeply scaled FETs through Atomistic Understanding of the Degradation" Sym. on VLSI Technology, pp: 152-153, 2011.
- [16] W. Abadeer, et al., "Behaviour of NBTI Under AC Dynamic Circuit Conditions", Pro. of Intl. Physics Reliability Symp., pp: 17-22, 2003.
- [17] P.A. Stolk, F. P. Widdershoven, and D. B. M. Klaassen "Modeling Statistical Dopant Fluctuation in MOS Transistors", *IEEE Transaction* on *Electron Devices*, pp: 1960- 1971, 1998.
- [18] R. Wang, et al., "Threshold Voltage Variation with Temperature in MOS Transistors", *IEEE Transaction on Electron Devices*, pp: 386-388, 1971.
- [19] S. Sapatnekar, et al., "Overcoming Variatins in Nano-scale Technologies", *IEEE Transaction on Emerging and Selected Topics in Circuits* and Systems, pp: 5-18, 2011.
- [20] T. Sakurai and A.R. Newton, "Alpha-Power law MOSFET model and its applications to CMOS delay and other formulas", *IEEE J. Solid-State Circuits*, Vol.25, No.2, April 1990,
- [21] H. Wang, M. Miranda, W. Dehaene, F. Catthoor, K. Maex "Systematic Analysis of Energy and Delay Impact of Very Deep Sub-micron Process Variability Effects in Embedded SRAM Modules" *Proc. of DATE.*, pp: 914 - 919, 2005.
- [22] Predictive Technology Model "http://ptm.asu.edu/",