

Trends and Challenges of SRAM Reliability in the Nano-scale Era

Seyab Khan Said Hamdioui

Delft University of Technology, Computer Engineering Laboratory

Mekelweg 4, 2628 CD Delft, The Netherlands

E-mail: {M.S.K.Seyab, S.Hamdioui}@tudelft.nl

Abstract—According to the International Technology Roadmap for Semiconductors (ITRS), embedded Static Random Access Memory (SRAM) will continue to dominate the area of System on Chips (SoCs) approaching 90% in the next 10 years. Therefore, SRAM reliability will have a significant impact on overall SoC reliability. This paper presents state-of-the-art transistor failure mechanisms and their impact on SRAM reliability parameters including cell stability, cell read failures, and cell access time failures. Furthermore, different techniques currently employed in industry, to mitigate the impacts of the failure mechanisms are presented. Finally, based on the current scaling trends reliability challenges of future transistors and embedded SRAM are discussed. The discussion concludes that the reliability challenges in future embedded SRAM will increase significantly.

I. INTRODUCTION

In 1965 Moore predicted that in order to double on chip functionality, the transistor area should scale by 50% every 2 years with 20% design and process improvements [1]. Semiconductor industry turned this prediction into commitment by developing smaller, faster, and cheaper Metal Oxide Semiconductor (MOS) transistors. Currently, transistor has been scaled to nanometer range and it is predicted that 10nm transistor will be produced in the next decade [2]. Controlling fabrication of the minimum sized transistor is becoming a challenge. Process variations during the fabrication cause transistor parameters variations, higher defect densities, and new reliability failure mechanisms. These challenges not only impact transistor quality and yield, but also decrease its reliability. Since reliability brings degradations during operation [4], the reliability challenge demands designers to find its countermeasures in an early design stage.

SRAM has been used for a long time to push the state-of-the-art transistor in the semiconductor industry. The SRAM's transistors are scaled up to or near to the minimum available size to achieve the desired bit density, power, and performance. As a consequence, SRAM's transistors become more vulnerable to failures causing reliability problems [3]. The most critical reliability failure mechanisms for transistors are related to oxide layer [3], [4]. They consist mainly of:

- **Negative bias temperature instability (NBTI):** In P-type MOS (PMOS) transistor negative oxide field produce interface traps at silicon-oxide layers (Si-SiO₂) interface. The interface traps increase the threshold voltage, degrades transconductance, and decreases the saturation current of the transistor.

- **Time dependent dielectric breakdown (TDDB):** Electric field applied across the gate oxide layer degrades the oxide material and results in the formation of conducting path between the gate and the channel of the MOS transistor.
- **Hot Carrier Degradation (HCI):** Energetic electrons and holes in the channel entering oxide layer produce interface states and oxide charges, which in turn degrade MOS transistor's threshold voltage, transconductance, and saturation current.

The oxide layer failures cause transistor malfunctions that express themselves at the SRAM circuit level, by degrading SRAM reliability parameters [5]. Examples are: (1) stability reduction (flipping of cell data due to voltages lower than nominal one), (2) unstable read (flipping of the cell data while reading), and (3) an increase in cell access time [3].

This paper discusses the reliability challenges of current and future embedded SRAM from transistor failure point of view. The analysis particularly focuses on the memory cell array since it typically occupies 70% of total SRAM resources. We review failure mechanisms related to transistor oxide layer and their impacts on SRAM cell reliability parameters. Furthermore, we survey major industrial techniques currently employed to mitigate such failure mechanisms. Finally, based on analysis of the current failure mechanism models, we present trends and challenges of SRAM reliability in future nano-scale MOS era. The outline of the rest of the paper is as follows. Section II reviews failure mechanisms related to MOS transistor oxide layer. Section III analyzes impacts of the failure mechanisms on SRAM cell reliability. Section IV reviews different industrial techniques currently employed to minimize impacts of the failure mechanisms. Section V describes reliability challenges of future embedded SRAM, and finally Section VI concludes the paper.

II. OXIDE LAYER FAILURE MECHANISMS

Reliability failure mechanisms cause transistor failures during operation. Major classes of the failure mechanisms are environmental, process, and technology. The failures induced by environmental mechanisms are detected using parity checks, and corrected with error correcting codes [6],[13]. Process and technology related failure mechanisms include electrostatic discharge, latchup, and oxide layer failures. In nanoscale




Fig. 1. The Reaction diffusion model

regime, the oxide layer mechanisms are/will be a threat to MOS transistor reliability [3],[4],[7]. The other mechanisms (electrostatic discharge, and latchup) are less critical and are mitigated using e.g. Silicon On Insulator (SOI) technology, protection circuits, and supply voltage scaling.

In the rest of the paper, we will focus on failure mechanisms related to oxide layer. As mentioned in Section 1, the oxide layer failure mechanisms include, NBTI, TDDB, and HCI.

A. Negative Bias Temperature Instability (NBTI)

NBTI mechanism refers to threshold voltage shift in PMOS transistor. Conditions for NBTI are negative oxide field in the range from 2 to 6MV/cm and temperature range from 100 to 250°C [8],[10]. The mechanism causes carriers mobility degradation, transconductance decrease, and threshold voltage increase [7]. Unlike the other mechanisms NBTI is self annealing, and PMOS recovers when the oxide field is removed.

NBTI mechanism has been explained by the Reaction Diffusion model (RD model) [9], which matches with the experimental verifications. According to the model negative oxide field breaks Silicon-Hydrogen (Si-H) bonds at the Si-SiO₂ interface, resulting in atomic hydrogens (H) and silicon dangling bonds (Si) as shown in Fig. 1(a). The H released convert to hydrogen molecules (H₂) and diffuse towards poly gate. The concentration of H₂ decreases with increasing distance from interface as shown in the Fig. 1(b). The Si produce interface traps (N_{IT}) that decrease PMOS carriers mobility, transconductance, and increase threshold voltage [10].

In RD model, it is assumed that the N_{IT} generation rate initially depends on Si-H bond breaking rate (forward reaction) and bond recovery rate (reverse reaction) [11]. The N_{IT} generation rate is as follows,

$$\frac{dN_{IT}}{dt} = k_f \cdot (N_o - N_{IT}(t)) - k_r \cdot N_{IT}(t) \cdot N_H^o(t), \quad (1)$$

where N_o is the initial number of Si-H bonds, k_f , and k_r are forward and reverse reaction rates, and N_H^o is the concentration of hydrogen at Si-SiO₂ interface. After some time, N_{IT} generation rate is limited by diffusion of H₂ towards poly gate [10]. Under such condition N_{IT} generation rate is,

$$\frac{dN_{IT}}{dt} = D_{H_2} \cdot \frac{dN_{H_2}(x,t)}{dx}, \quad (2)$$

where D_{H_2} is the diffusion coefficient of H₂. The net interface traps generated by considering diffusion have been obtained by solving Eq.1 and 2 and are given by [11],

$$N_{IT}(t) = (0.5 \times k_f \cdot N_o^o / k_r)^{1/2} \cdot (D_{H_2} \cdot t)^{1/6}. \quad (3)$$

The equation show that N_{IT} mainly depend upon the k_f , k_r ,

D_{H_2} and time exponent. The net threshold voltage V_{th} shift in PMOS due to N_{IT} generated can be expressed as [7],

$$\Delta V_t(t) \propto \frac{q}{C_{ox}} \cdot (\Delta N_{IT}(t)), \quad (4)$$

where C_{ox} is oxide capacitance. Similarly mobility and transconductance dependence on N_{IT} are given in [13].

B. Time Dependent Dielectric Breakdown (TDDB)

In TDDB, oxide layer that isolates gate and substrate suffers from short circuit failure due to higher oxide field. The aftereffects of TDDB are loss of gate control on channel current, and increase in leakage currents [12], [18], [19].

TDDB is a two steps process consisting e.g. wear out and thermal runaway. In the first step, charges accumulate inside oxide layer. The charges include interfacial oxide charges, fixed oxide charges, and oxide trapped charges [13] ,[14]. In the second step, the charges follow Fowler-Nordheim (FN) current [15], Direct tunneling [16], or Percolation theory [17] to initiate breakdown in oxide layer. The main TDDB models include the E-model, 1/E model, and power law model [13].

The E-model: The E-model states that TDDB is due to breaking of Si-Si bonds inside oxide layer [18]. Oxide field plays main role in breaking of the bonds. The Mean Time To Fail (MTTF) dependence on oxide field is given by [19],

$$MTTF = A \cdot \exp(-\gamma E) \cdot \exp\left(\frac{E_a}{kT}\right), \quad (5)$$

where A is a constant, γ is field acceleration parameter, E is oxide field, E_a is activation energy, k is Boltzmann constant, and T is absolute temperature. The E-model is frequently used and is consistent with experimental results upto oxide field of 4.8MV/cm [19]. However the model ignores role of tunneling current and is in-adequate for ultra-thin oxides [20].

The 1/E model: The model states that TDDB is driven by FN current in oxide layer [12], [18]. Electrons injected from the gate into oxide layer cause impact ionization to produce holes. Additional holes are injected from drain, that increase local oxide field and produce Stress Induced Leakage Current (SILC) [12]. MTTF depends inversely on SILC, while SILC depends linearly on field (E), thus the model gets the name (1/E) model. The model can be expressed as [19],

$$MTTF = A \cdot \exp\left(\frac{G}{E}\right) \cdot \exp\left(\frac{E_a}{kT}\right), \quad (6)$$

where G is a constant. The model explains current driven degradation in FN region [18]. However, the model ignores direct tunneling current and thermal/diffusion activities that take place in oxide layer over time even in the absence of the oxide field [19].

Power Law Model: The power law model states that the MTTF of oxide layer (1.7-6.8nm) decreases inversely with the oxide leakage current at constant voltage stress [21]. The

MTTF dependence of the oxide leakage current I_{avg} can be written as,

$$MTTF = \frac{A}{I_{avg}^n} \cdot \exp\left(\frac{E_a}{kT}\right), \quad (7)$$

where A is a constant and n is thickness dependent variable. The value of n increases from 1 to about 10 when oxide thickness reduces from 6.8 to 1.7nm. The power law model is universal to fit in different oxide thickness, and even different conduction mechanisms, where E or $1/E$ models are less successful [17], [21].

C. Hot Carriers Degradation (HCI)

Hot carriers are energetic electrons and holes in NMOS channel that enter into oxide layer. The carriers entered into layer decrease NMOS transconductance, saturation current, and increase threshold voltage [13].

Hot carrier degradation is a two stage process. In the first stage, carriers gain energy in channel by impact ionization. Majority of them are collected at the drain, however few continue to gain energy. In the second stage, the energetic carriers overcome the oxide layer barrier and enter into oxide layer. The main modes of carrier entrance into oxide include, Channel Hot Electron (CHE) injection, Drain Avalanche Hot Carrier (DAHC) injection, and Secondary Generated Hot Carrier (SGHC) injection [34]. FN and direct tunneling current may also cause carrier injection especially at deep sub micron level [22]. Interface trap generation model explains hot carrier degradation.

Interface Trap Generation Model: Interface trap generation model is based on *lucky carriers* that gain sufficient energy and are directed toward oxide layer to generate interface traps. For a given drain source current I_{ds} , the interface traps generated ΔN_{it} , are given by [23],

$$\Delta N_{it} = C_1 \cdot \left[\frac{I_{ds}}{W} \cdot \exp\left(-\frac{\phi_{it,e}}{q \cdot \lambda_e \cdot E_m} t\right) \right]^n, \quad (8)$$

where W is the channel width, $\phi_{it,e}$ is the critical energy for electrons to create an interface trap, E_m is the channel lateral electric field, λ_e is the electron mean free path, t is time, and C_1 is the process dependent constant. The exponent n is variable with a the value, ranging from 0.5 to 1. The interface traps decrease gate hold on the channel carriers mobility, saturation current, and degrades NMOS threshold voltage [24].

III. SRAM CELL RELIABILITY FAILURE ANALYSIS

SRAM is mainly formed by an array of cells consisting four or six transistors. The most commonly used cell is a six transistor (6T SRAM) cell as shown in Figure 2. The word line WL controls M_5 and M_6 that enable charging/discharging paths between nodes V_L/V_R and bit lines BL/BR [26].

Gain of any cell MOS transistor (β) is given by $\mu_{eff} C_{ox} W/L$, where μ_{eff} is effective mobility, C_{ox} is oxide thickness, and L is length of MOS channel. An important parameter is cell ratio r , which is equal to ratio between β of the pull down (e.g, M_2) and the access transistor (e.g, M_5) i.e. $r = \beta_d/\beta_a$.




Fig. 2. 6T SRAM cell

Similarly, q is the β ratio between the pull up and access transistor i.e. $q = \beta_p/\beta_a$ [27].

Oxide layer failure mechanisms of MOS transistor described in the previous section, express themselves at circuit level by affecting SRAM cell reliability. Major affects include signal noise margin (SNM) reduction, read stability failure, and access time failure. These affects are described in the next subsections.

A. Static Noise Margin (SNM)

SNM is the minimum dc noise voltage necessary to flip the state of a cell [27]. To analyze the impact of NBTI, SNM of a 6T SRAM [Figure 2] is derived analytically. It is assumed that M_1 and M_6 operate in saturation. While M_2 and M_5 remain in linear region. Under these conditions [27], SNM of the cell can be written as,

$$SNM = V_{th} \left[\frac{1}{k+1} \right] + \left[\frac{V_{DD} - \frac{2r+1}{r+1} V_{th}}{1 + \frac{r}{k(r+1)}} \right] + \left[\frac{V_{DD} - 2V_{th}}{1 + k\frac{r}{q} + \sqrt{\frac{r}{q}(1 + 2k + \frac{r}{q}k^2)}} \right], \quad (9)$$

where k is a constant that mainly depend on cell ratios and V_{DD} is supply voltage. Second and third terms of the equation show that SNM degrades with V_T increase. Eq. 4 shows PMOS transistor V_{th} increase due to NBTI, that causes SNM reduction. The SNM reduction due to NBTI induced V_{th} increment is very significant during read operation and nearly follow $t^{1/6}$ law like degradation of a single transistor [5].

SNM of a cell can be graphically computed from the Voltage Transfer Curve (VTC). SNM is equal to the side length of larger square nested between curves of the two inverters as shown in the Fig. 3(a). VTC of an inverter changes with change in its input or output. In SRAM cell output of one inverter is connected to input of the other. TDDDB event in PMOS or NMOS transistors of any inverter [Fig. 2] does not change VTC of that inverter (dotted line in Fig. 3(b) and solid line in Fig. 3(d)) but raises(lowers) the output voltage of the opposite inverter (solid line in Figure 3(b) and dotted in Fig. 3(d)) [31]. The variations disturb symmetry of the VTC curves of Fig.3(a) and hence degrade the SRAM cell SNM.




Fig. 3. Static noise margin of 6T SRAM cell and impacts of TDDB at different cell transistors [31]

HCI disturbs symmetry of VTC curves Fig. 3(a), causing cell SNM degradation. The degradation is due to increases threshold voltage and decreases drain current of access transistors (M_5 and M_6) and pull down transistors (M_1 and M_2). Generally HCI damage access transistors more due to bidirectional stresses during read and write operations, and reduce their drain currents [7]. The current reduction, decreases voltages at nodes V_L and V_R , resulting in SNM reduction.

B. Read stability failure

Read stability failure is the probability in SRAM that, the state of a cell will flip when word line is turned on during read operation [29]. In case of read failure voltage rise, V_{read} , at the storing node exceeds trip voltage, V_{trip} , of the opposite inverter and flips the original data [30]. The probability can be written as,

$$P_{RF} = P[V_{read} > V_{trip}]. \quad (10)$$

The main source of V_{read} increment is V_{th} 's mismatch of SRAM cell transistors. Major contributors to the V_{th} mismatch are Random Dopant Fluctuation (RDF) and NBTI induced PMOS threshold voltage increment. The threshold voltage deviation, $\sigma_{V_{th}}$, due to RDF is given by,

$$\sigma_{V_{th}} = \sigma_{V_{th_0}} \sqrt{\frac{L_{min} \cdot W_{min}}{L \cdot W}} \quad (11)$$

where $\sigma_{V_{th_0}}$ is the standard deviation of V_{th} of the minimum sized transistor i.e. L_{min} and W_{min} in a certain technology. The time dependent NBTI induced V_{th} degradation [in Eq. 4], adds to the $\sigma_{V_{th}}$. The modified $\sigma_{V_{th}}$ deviation increases V_{read} , resulting in increased read stability failure.

TDDB in MOS transistors cause SRAM cell read failure or false read depending on the breakdown transistor location. TDDB event in the access transistors decreases bit line differential voltage. When the cell is accessed during read operation, the voltage difference is below nominal value that results in read failure. TDDB event in inverter's transistors increases input of the opposite inverter. In worst case output of the opposite inverter changes, as a result false value is read during read operation [31].

Hot carrier degradation effects read operation in positive way. The threshold voltage increase of access transistors decrease

read voltage V_{read} . When the cell is accessed during read operation, the lower V_{read} decreases probability of read failures.

C. Access Time Failure

The SRAM cell access time refers to the interval between activation of word line and development of pre-defined differential voltage between bit-lines. The access time failure occurs, if the access time of cell T_{access} of the cell is larger than the maximum tolerable limit T_{max} . The probability of access time failure P_{AF} can be expressed as, [30]

$$P_{AF} = P[T_{access} > T_{max}]. \quad (12)$$

The development of bit line differential voltage and T_{access} mainly depends on the strength of the pull down NMOS transistor, therefore NBTI induced V_T increment of the pull up PMOS transistors will have a negligible impact on the access time [32].

TDDB event in SRAM transistors changes bit line differential voltage and cell nodal voltages. Depending on breakdown location, SRAM cell T_{access} may increase or decrease. Breakdown event in M_5 and M_6 decreases time for BL and BR to reach the necessary voltage difference hence the cell becomes faster. On the other hand, TDDB event in the pull down transistors reduce difference between nodal voltages [V_L and V_R] and increases T_{access} of the cell [36].

HCI decrease saturation current in the access and pull down transistors. The reduction in access transistor's current is more significant, than pull down transistors, due to bi-directional stress during read and write operations [28]. Due to decrease in saturation current, the bit lines take longer times to discharge through access transistors, resulting in access time failure.

IV. OXIDE LAYER FAILURE MECHANISMS MITIGATION

In order to ensure reliable SRAM cell operation it is necessary to enhance immunity of individual transistors against all the failure mechanisms. Different techniques are employed in industry to mitigate NBTI, TDDB, and HCI and ensure SRAM reliability, as described below.

NBTI Mitigation

The magnitude of NBTI damage depends on the interface traps given by, $N_{IT} \propto (D_{H_2}t)^n$ [Eq.3]. Diffusion D_{H_2} inside oxide layer plays main role in the N_{IT} generation. Hydrogen diffusion in oxides is attenuated by using two methods. Firstly, amorphous oxides with longer hopping distances and timings for diffusing species are used as gate oxide material [10]. Diffusing hydrogens penetrate deeper into amorphous oxide traps and takes longer longer time to come out of the traps, hence delaying diffusion toward the gate, and mitigate NBTI [37]. Under these conditions, diffusion is,

$$D_{H_2} = D_{oH_2}(\omega t)^{-a}. \quad (13)$$

The interface trap generated with amorphous oxides are obtained by modifying Eq.4, and is given by [37],

$$N_{IT} = (0.5 \times k_f N_o / k_R)^{1/2} (D_{H2t})^{n'}, \quad (14)$$

where $n' = n - a/4$ with $a=0.1-0.2$, the power exponent reduces, which in turn causes less N_{IT} and hence increases immunity to NBTI degradation.

Secondly, nitrogen presence in oxide layer accelerates NBTI degradation due to ease of hydrogen diffusion in nitride oxide. The hydrogen diffusion is reduced by using plasma nitride instead of nitride oxide [38]. In plasma nitride the nitrogen concentration decreases while moving toward gate. The decreasing nitrogen concentration attenuates hydrogen diffusion toward gate and reduce NBTI degradation.

TDDB Mitigation

The oxide breakdown of MOS transistor is due to higher oxide field and pre-breakdown leakage. Currently, the problem related with higher field is alleviated by introduction of high- k dielectrics such as, oxinitrides or oxide-based compounds of Hafnium/Aluminum. To overcome the high- k dielectrics compatibility issues with silicon substrate, a Hafnium layer (with dielectric constant 17-25 F/m and 0.5nm thickness) is introduced between silicon and high- k dielectric layer. The layer lowers leakage current, increases contact stability with Si, and decreases equivalent oxide thickness [35]. The pre-breakdown leakage current is due to non uniform structure of oxide layer. In order to avoid the current, oxide structure is fabricated more uniformly.

HCI Mitigation

The main source of carrier energy causing HCI is the channel lateral electric field. The field is more intense near the drain region of MOS transistor. Currently, the field E_m [Eq. 8] is reduced by introduction of a Lightly Doped Drain (LDD) region [25]. The region increases overlapping between gate and drain, which lead to a smaller value of E_m . The smaller E_m reduces the carrier injection into oxide layer. However, voltage drop in the LDD lateral resistance degrade current flow in the channel. In order to minimize the side effects, modified LDD structures are efficiently used [35].

V. FUTURE TRANSISTOR AND SRAM RELIABILITY CHALLENGES

Silicon oxide's scaling ability and process integration capability are key factors of MOS transistor and embedded SRAM reliability. However, silicon oxide fundamental limitations are projected to degrade transistor, and in turn SRAM reliability. Impacts of scaling on future transistor and SRAM reliability are described next.

Transistor Reliability Challenges

In future voltage scaling cannot follow oxide layer scaling due to threshold voltage constraints [10]. Therefore, field inside oxide layer will increase. The NBTI defining field dependent k_f parameter will increase significantly. The k_f can be expressed as [37],

$$k_f = k_o \times \sigma \times p \times T \times e^{-(E_{Fo} - a \times E_{ox}) / k_B T}. \quad (15)$$

The k_f increment will be due to its three fold field dependence due to,

- The weaker bonds at the interface p will increase with field increment by following the relation $p \propto E_{ox}$.
- The holes will tunnel deeper in Si-H bond due to the transmission coefficient T increment. The coefficient will increase exponentially with oxide field by following, $T \propto \exp^{\gamma T E_{ox}}$ [37].
- The barrier potential E_{Fo} required to generate N_{IT} will decrease by factor $a \times E_{ox}$ with E_{ox} (as shown in Eq.15).

The above issues will increase the number broken bonds at Si-SiO₂ interface. Therefore, NBTI degradation will become more severe in the future.

In future transistors scaling will reduce oxide layer thickness and increase oxide field and hence TDDB, as described below,

- Oxide thickness will be a major issue, because Percolation model states that TDDB occurs if a conducting path is formed in oxide. For a given defect density the path formation will be more likely for thinner oxides [17].
- The TDDB activation energy E_a [in Eq. 5,6,7] will decrease with field increment. The decrease will follow E_a fundamental equation [33],

$$E_a = E_{ao}^* - p_o(1 + L_\chi)E_{ox}, \quad (16)$$

where E_{ao}^* is the activation energy in absence of applied field, p_o is the dipole movement, L_χ is the Lorentz factor, and E_{ox} is the oxide field. The equation shows that E_a will degrade with increasing E_{ox} and thus shorten MTTF.

- Direct tunneling J_{PF} will increase by one order of magnitude for every 0.2-0.3nm reduction in oxide thickness by following Poole Frenkel emission model [33],

$$J_{PF} \propto E \exp \left[\frac{-q(\phi_B - \sqrt{qE/\pi\epsilon})}{kT} \right] \quad (17)$$

where ϕ_B is the trap barrier height, ϵ is the dielectric constant, and E is the applied field.

As technology scales down these issue will become more significant, and MTTF due to TDDB will take place earlier than expected.

In future, channel length will reduce significantly. Therefore, carriers will get energy from oxide as well as channel field E_{ch} i-e electric field between source edge and pinch off region. The E_{ch} will increase with decrease in channel effective length L_{eff} by following the relation [25],

$$E_{ch} = (V_{dsat} - V_s) / L_{eff} = \frac{V_{dsat} - V_s}{\sqrt{3X_{OX}X_j'}}, \quad (18)$$

where X_j' is a constant and X_{OX} is the gate length. These factors will increase carrier energy and they will easily cross the oxide layer barrier to increase the hot carrier degradation in future MOS transistors [25].

In future transistors the above issues will be mitigated by introduction of new material e.g. high K, silicon nitrides,

strained silicon, and process improvement. Research on the new materials and process improvement will introduce new reliability challenges. The challenges will be either introduction of new reliability failure mechanisms or more complex analysis and mitigation techniques of the known mechanisms. Analyzing the failure mechanisms and their mitigation will ensure ultra scaled, but yet reliable transistors in the future.

SRAM Reliability Challenges

From the previous subsection we conclude that as we look forward to the next 5-10 years of MOS transistor scaling, the transistor reliability threats will increase. As a consequence, SRAM reliability is becoming a major challenge,

- Sensitivity of SRAM cell SNM will be a major issue. The SNM will shrink significantly and will be more sensitive to transistor leakage, mismatching, and process variations. Transistors degradation due to reliability issues like, NBTI, TDDB, and HCI will disturb transistor matching and degrade the SNM.
- NBTI and HCI induced V_{th} shift as well as TDDB stimulated leakage currents will significantly effect the read stability and will cause SRAM failure.
- The SRAM speed and compatibility with other standard logic processes will also be a challenge. HCI and frequent TDDB events in the access and pull down transistors will significantly effect the SRAM access time, therefore widening speed gap.

In order to mask the transistor failures and their impact on SRAM reliability it is necessary to come up with the novel solutions at transistor and/or circuit level e.g.,

- Continuous monitoring of the SRAM circuit by sensing e.g. current, temperature, or speed.
- Optimized solutions for on-line correction and/or repair and/or reconfiguration.

VI. CONCLUSION

In this paper, we reviewed state-of-the-art reliability challenges of embedded SRAM from the viewpoint of transistor failures. The impacts of oxide layer failure mechanisms including NBTI, TDDB, and HCI on several SRAM cell reliability parameters including SNM, read failure, and access time are discussed. These mechanisms significantly degrade SRAM cell reliability parameters. Oxide layer scaling in future will accelerate transistor reliability and will have a large impact on SRAM reliability. As the failure rate during the lifetime of SRAM is expected to increase, new measures need to be taken. For instance on-line monitoring schemes to detect reliability problems on time and prevent catastrophic errors are required. Moreover, techniques and schemes for on-line correction and/or repair to recover and/or replacement with redundant hardware have to be developed to ensure reliable SRAM operation throughout whole lifetime of the application.

REFERENCES

- [1] G. Moore, "Cramming more components into Integrated circuits.", *Electronics Magazine*, 1965.
- [2] ITRS, "International Technology Roadmap for Semiconductors 2004" www.itrs.net/common/2004_update/2004update.htm.
- [3] B.H. Calhoun, et al "Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS", *Proc. of IEEE*, 2008.
- [4] J. Hicks, et al, "45nm Transistor Reliability", *Intel Tech. Journal*, 2008.
- [5] K. Kang, et al, "Impact of Negative Temperature Bias Instability in Nanoscale SRAM Array: Modeling and Analysis", *IEEE Trans.*, 2007.
- [6] S. Borkar, "Tracking Variability and Reliability Challenges", *IEEE Design and Test of Computers*, 2006.
- [7] X. Li, "SRAM Circuit-Failure Modeling and Reliability Simulation With SPICE", *IEEE Trans. on device rel.*, June 2006.
- [8] S. Zafar, et al, "A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO₂/HfO₂ Stacks with FUSI, TiN, Re Gates." *Symp.on VLSI Tech.*, 2006.
- [9] K.O. Jeppson and C.M. Svensson, "Negative Bias Stress of MOS devices at high electric field and degradation of MOS devices." *JAP*, 1977.
- [10] M.A. Alam, "A Critical Examination of the Mechanics of Dynamics for P-MOSFETs." *IEDM Technical Digest*, 2003.
- [11] S.V. Kumar, et al, "An analytical Model for Negative Bias Temperature Instability." *In ICCAD Digest*, 2006.
- [12] Renesas, "*Semiconductor Reliability Handbook*." Renesas, 2006.
- [13] M. Ohring, "*Reliability and Failure of Electronic material and devices*." Academic Press, USA, 1998.
- [14] Y. Taur and T.H. Ning, "*Fundamentals of Modern VLSI Device*." Cambridge University Press, 1998.
- [15] R. Degreave, et al, "Degradation and Breakdown in Thin Oxide Layer: Mechanisms Model and Reliability prediction." *Microelect. Rel.*, 1999.
- [16] S.H. Lo, et al, "Modeling and Characterization of Quantization, Polysilicon Depletion and Direct Tunneling Effect in MOSFET." *IBM Journal of Research and Development*, 2006.
- [17] J.S. Stathis, et al, "Percolation Model for Gate Oxide Breakdown." *IBM JAP*, 1999
- [18] R. Duschl, "Is the Power Law Model Applicable Beyond the Direct Tunneling Regime?." *Microelectr. Rel.*, 2005.
- [19] A.M. Yassine, "Time Dependent Breakdown of Ultra thin Gate Oxide." *IEEE Trans. on Electron Devices*, July 2000.
- [20] E.M. Vogel, et al, "Reliability of Ultra Thin Silicon Dioxide Under Combined Substrate Hot Electron and Constant Voltage Tunneling." *Microelect. Rel.*, 2003.
- [21] F. Chen, "A new Empirical Extrapolation Method for Time Dependent Dielectric Breakdown Reliability Projections of Thin SiO₂ and Nitride -Oxide Dielectric." *Microelectronics Reliability*, 2000.
- [22] J.J. Sanchez, et al, "Review of Carrier Injection in the Silicon/Silicon Dioxide System." *IEEE proc.*, 1991.
- [23] G. Groeseneken, et al, "Hot Carrier Degradation and Time Dependent Dielectric Breakdown in Oxide." *Micro. Rel.*, 1999.
- [24] R.H. Tu, et al, "Berkeley Reliability Tool BERT." *IEEE Trans. on CAD of ICS*, 1993.
- [25] C. Hu, et al, "Hot Electron Induced MOSFET Degradation-Model Monitor and Improvements." *IEEE JSSC*, 1985.
- [26] X. Li, et al, "Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation", *IEEE Trans. on device*, Mar. 2008.
- [27] E. Seevinck, et al, "Static Noise margin analysis of MOS SRAM Cells", *IEEE Journal of solid state circuits*, Oct. 1987.
- [28] T. Fisher, et al, "The impact of gate-oxide thickness on SRAM stability", *IEEE Electronic device letters*, Sept. 2002.
- [29] I. J. Chang, et al., "Fast and Accurate Estimation of Nanscaled SRAM Read Failure Probability using Critical Point Sampling", *IEEE CICC*, March 2005.
- [30] S. Mukhopadhyay, "Statistical Design and optimization of SRAM cell for Yield enhancement", *IEEE CICC*, March 2008.
- [31] R. Rodriguez, et al, "Oxide Breakdown model and its impact on SRAM functionality", *IEEE Electronic device letters*, vol. 23, no. 9, pp. September 2003.
- [32] V. Huard, et al, "NBTI Degradation: From Transistor to SRAM Array", *IPRS*, 2008.
- [33] K. Y. Yaing, et al, "TDDB Kinetics and their Relationship with E and 1/E models." *IEEE*, 2008.
- [34] E. Takeda, et al, "An Empirical Model for Device Degradation due to Hot Carrier Injection." *IEEE Electron device letter*, 1983.
- [35] K. Maryam, "A Model for the Electric Field in Lightly Doped Structure." *IEEE Trans. on material reliability*, Dec. 2007.
- [36] H. Wang et al., "Impact of Random soft oxide breakdown on SRAM Energy/Delay Drift", *IEEE Trans. on material reliability*, Dec. 2007.
- [37] "https://www.nanohub.org/contributors/2624f".D. Schroder,
- [38] "Negative bias temperature instability road to cross in deep submicron silicon semiconductor manufacturing". *JAP*, 2003.