NBTI Modeling in the Framework of Temperature Variation

Seyab Said Hamdioui

Delft University of Technology, Computer Engineering Laboratory

Mekelweg 4, 2628 CD Delft, The Netherlands

E-mail: {M.S.K.Seyab, S.Hamdioui}@tudelft.nl

Abstract—Negative Bias Temperature Instability (NBTI) has become an important reliability concern for nano-scaled Complementary Metal Oxide Semiconductor (CMOS) devices. In this paper, we present an analysis of temperature impact on various sub-processes that contribute to NBTI degradation. We demonstrate our analysis on 90nm industrial design operating in temperature range 25-125°C. The key temperature impacts observed in our simulation are: (a) the threshold voltage increase in P-type Metal Oxide Semiconductor (PMOS) due to NBTI is very sensitive to temperature, and increases by 34% due to the temperature increment, (b) the hole mobility in PMOS inversion layer reduces by 11% with the temperature increment, and (c) the temperature has a marginal impact on the transistor delay, that increases by 3% with the temperature increment.

I. INTRODUCTION

The relentless scaling of CMOS devices has fronted reliability concerns [1]. Industrial data reveal that as oxide thickness reached to 4nm, NBTI became a dominant concern in CMOS devices [2]. NBTI degrades a PMOS transistor under negative gate stress at temperature (100-200°C). The aftereffects of NBTI on PMOS transistor include: (a) threshold voltage increase, (b) drain current degradation, and (c) speed degradation [2], [3]. Experimental results show that the aftereffects increase with rise in temperature [2].

To date the focus of NBTI literature is to model NBTI degradation under continuous and dynamic stress conditions at *constant* transistor temperature [3], [4], [5], [6]. However, transistors on a chip die experience significant temperature variation depending on their locations on chip and operation (stress/relaxation) conditions. Temperature variation due to operation condition is more significant. For example, Fig. 1 shows that variation may reach up to 50°K in DRAM at high end microprocessors [7]. Experimental results show that temperature variation reduces NBTI defined lifetime of an invertor by 2.2× for every 10°C increase in temperature [8]. Due to such a strong influence it is essential to consider impact of temperature on the sub-processes and in turn on the NBTI modeling for transistor accurate lifetime prediction.

In this paper, we present a calibrated analysis of NBTI sub-processes under temperature variation. The analysis enables NBTI modeling to accommodate temperature variation. The rest of the paper is organized as follows, Section II describes an NBTI model under dynamic stress conditions at constant temperature. Section III presents temperature impact on NBTI sub-processes. Section IV shows the simulation results and analysis. Finally Section V concludes the paper.




Fig. 1. Temperature variation in DRAM circuit for workload C630.

II. PREVIOUS NBTI MODEL

NBTI degradation has been modeled using Reaction Diffusion (RD) model [5]. Original model [5] suggested that PMOS degradation due to NBTI follows power law time dependence of $t^{1/4}$, e.g. for threshold voltage increase, $\Delta V_{\rm th} \sim t^{1/4}$. Later refinements of the model [2], [6] assumed that the degradation follows, $t^{1/6}$. A recently proposed model [4], suggested that initially the degradation exhibit a $t^{1/4}$ dependence. As the time goes on, the degradation follow $t^{1/6}$ dependence. The models predict different behaviors between stress and recovery phases. We will describe both phases in the following discussion.

A. Stress Phase


NBTI degradations of PMOS transistor originate from Silicon Hydrogen bond (\equiv Si-H) breaking at Silicon-Silicon dioxide (Si-SiO₂) interface under negative gate stress (V_{gs} = $-V_{\rm dd}$), as shown in Fig. 2(a). The figure shows that the broken Silicon bonds (\equiv Si-) act as interface traps, while the released Hydrogen (H) species diffuse towards poly gate. The interface traps count (N_{IT}) depend on \equiv Si-H bond breaking rate (k_f), and \equiv Si- bond recovery rate (k_r) at Si-SiO₂ interface [3]. The dependency can be written as:


$$\frac{dN_{IT}}{dt} = k_f(N_o - N_{IT}) - k_r N_{IT} N_H^0, \tag{1}$$

where N_o and N_H^o are initial bond density and Hydrogen density at the Si-SiO₂ interface. The H atoms released will: (a) diffuse toward the gate, (b) combine with other H atoms to produce H_2 , or (c) recover the \equiv Si- broken bonds. Similarly, H_2 will either diffuse towards poly gate, or dissociate to produce H atoms for \equiv Si- bond recovery. The processes are schematically shown in Fig. 2(a), and formulated as [6]:

$$\frac{dN_H}{dt} = D_H \frac{d^2 N_H}{dx^2} - k_H N_H^2 + k_{H2} N_{H2},\tag{2}$$

$$\frac{dN_{H2}}{dt} = D_{H2}\frac{d^2N_{H2}}{dx^2} + \frac{1}{2}k_HN_H^2 - k_{H2}N_{H2}, \tag{3}$$





Schematic view of Si-H bond breaking, atomic and molecular Hydrogen diffusions and their interconversion at $\text{Si/Si}0_2$ interface and $\text{Si}0_2$ where k_H and k_{H2} are generation and dissociation rates of H₂ respectively. Similarly, D_H, D_{H2}, N_H, and N_{H2} are diffusion rates and densities of H and H₂ respectively.

Based on Huldun and Alam's refinement of RD model [4], four distinguished stages of time dependent interface traps generation can be observed. At very early stress time, $N_{\rm IT}$ = $N_{\rm H}$ ~ 0. Therefore, recovery, conversions, and diffusion sub-processes are negligible. The N_{IT} generated are mainly dominated by \equiv Si-H bond breaking rate i.e. $N_{IT}(t) = k_f N_o t$.

During the second stage, the bond breaking domination continues to produce H atoms. The H atoms either participate in broken bonds recovery or interact with H atoms to produce H₂ molecules. However, due to lower H and H₂ densities, the diffusion sub-processes are negligible. Therefore, after re-

arranging Eq.1 and Eq.2, the N_{IT} is given by [6]:
$$N_{IT}(t) = \left(\frac{k_f N_o}{k_r}\right)^{2/3} (k_H t)^{1/3}. \tag{4}$$

The third stage is very short. In this stage ≡Si-H bond breaking, H diffusion, and broken bond recovery sub-processes dominate the N_{IT} generation. The H₂ diffusion and dissociation sub-processes are still negligible [4] and N_{IT} is given by solving Eq. 1 and Eq.2, as following: $N_{IT}(t) = \left(\frac{k_f N_o}{k_r}\right)^{1/2} (D_H t)^{1/4}.$

$$N_{IT}(t) = \left(\frac{k_f N_o}{k_{\pi}}\right)^{1/2} (D_H t)^{1/4}.$$
 (5)

During the last stage, most of the H atoms are converted to H₂, so activities of H₂ determine N_{IT} generation. The H₂ diffuse in SiO₂ layer, and dissociate to produce H atoms for ≡Si- bond recovery. Under such condition the N_{IT} generated are obtained by solving Eq. 1 and Eq. 3:

$$N_{IT}(t) = \left(\frac{k_f N_o}{k_r}\right)^{2/3} \left(\frac{k_H}{k_{H2}}\right)^{1/3} (6D_{H2}t)^{1/6}.$$
 (6)

The model solutions given in [Eq. 4-6] show that the interface traps generation consist of several sub-processes. These sub-processes have distinct activation requirement, that causes time exponent variation for shorter and longer stress time.

B. Recovery Phase

RD model also predicts that during recovery phase $(V_{\rm gs} = V_{\rm dd})$, H species diffuse toward the interface and recover the \equiv Si- broken bonds. The recovered interface traps $N(_{\rm IT}^*)$ can be written as [3]:

$$N_{IT}^* = 1/2N_H^*(\xi.D_H.t)^{1/n} \tag{7}$$

where ξ is the diffusion constant in oxide layer during recovery phase and N_H^* is the number of H atoms that recover $\equiv Si$ bonds. The interface traps N_{IT} survived during the recovery phase depends on the interface traps of the previous phase [say $N_{\rm IT}(t_{\rm o})$] and recovered interface traps $N_{\rm IT}^*$ [11]. Thus N_{IT} count survived during the recovery phase is given by:

$$N_{IT}(t) = N_{IT}(t_o) - N_{IT}^*(t).$$
(8)

The Eq. shows that due to $\equiv Si$ - broken bond recovery in the recovery phase, the N_{IT} generated during dynamic stress are lower than continuous stress.

III. NBTI MODEL WITH TEMPERATURE VARIATION

RD model assumes that NBTI degradation is temperature dependent, but does not give any physical basis for such dependency [6]. Therefore, impact of temperature on subprocesses contributing to interface traps generation must be properly understood. The understanding will enable accurate NBTI modeling and device lifetime prediction. In the following subsections we analyze temperature impact on NBTI subprocesses and on the interface traps count.

A. Temperature Impact during Stress Phase

RD model assumes that inversion layer holes are responsible for the breaking of \equiv Si-H bond at Si-SiO₂ interface. Analysis reveals that during stress phase about 0.2-0.3eV energy is consumed to bring a hole close to ≡Si-H bond. The interaction results in breaking of \equiv Si-H bond, producing an N_{IT} and H atom with 1.3eV energy release. Therefore, the net energy gain due to a single N_{IT} production is 1.1eV [9]. The energy gain raises the stress temperature to $T_{\rm max}$ from a reference temperature T_{ref} (298°K). Some of the energy released is consumed by recovery of the broken ≡Si- bond. Therefore, the temperature T(t) at any stress instant t can be modeled by sinusoidal wave [10], as given by:

$$T(t) = [(1/2)(T_{max} + T_{ref})] + [(1/2)(T_{max} - T_{ref})\sin(2\pi ft)], \qquad (9)$$

where f is the thermal frequency. The temperature increment during the stress phase effects rates of sub-processes including D_H , D_{H2} , k_H , k_f , and k_r ; as described below.

Temperature dependence of diffusion rates

The diffusion sub-processes in oxide layer follows Fick's law, e.g. D_H decreases linearly with decreasing H density from Si-SiO₂ interface. Alam used a simple approximation in the law, and suggested a triangular profile for D_H as shown in Fig. 2(b) [3]. Temperature impact on diffusion rates D_H and D_{H_2} is based on Arrhenius relation [13], which can be written as: $D_H = D_{H_o} exp\left(-\frac{E_a}{kT}\right), \qquad (10)$

$$D_H = D_{H_o} exp\left(-\frac{E_a}{kT}\right),\tag{10}$$

where D_{H_o} is the diffusion rate at T_{ref} , E_a is the activation energy, k is Bolzmann's constant, and T is temperature. The equation describes H diffusion, but the same applies to H₂ diffusion. The diffusion variation with temperature change from T_{ref} , to T(t) is given by diffusion rates ratio [10]:

$$D_H[T(t)] = \frac{D_{T(t)}}{D_{ref}} = exp\left[\frac{E_a}{k}\left(\frac{1}{T_{ref}} - \frac{1}{T(t)}\right)\right],\tag{11}$$

The equation shows that the temperature increment increases $D_{\rm H}$, and hence accelerates $N_{\rm IT}$ generation. In order to account




Fig. 3. Equivalent time for diffusions and conversion variations due to temperature changes in stress phase.

for the additional $N_{\rm IT}$ generated due to $D_{\rm H}$ increment, an equivalent effective time $(t_{\rm eq1})$ is calculated. $t_{\rm eq1}$ is the time that the Si-SiO $_{\rm 2}$ interface would have taken to reach the $N_{\rm IT}$ count in absence of $D_{\rm H}$ variation [10]. The $t_{\rm eq1}$ can be calculated as:

$$\begin{array}{lcl} t_{eq1} & = & \displaystyle \frac{1}{D_{H_o}} \int_0^t D_H[T(t)] \, dt, \\ \\ & = & \displaystyle \frac{1}{D_{H_o}} \int_0^t exp \left[\frac{E_a}{k} \left(\frac{1}{T_{ref}} - \frac{1}{T(t)} \right) \right] dt. \end{array} \tag{12}$$

The remarkable feature of the above result is that temperature dependence of $D_{\rm H}$ and $D_{\rm H_2}$ have been shifted to a time interval as shown in Fig. 3. For example the $D_{\rm H}$ variation at $340^{\circ} K$ has equivalent time $t_{\rm eq}{=}30$ sec for 200 sec stress time. In order to accommodate the diffusion variation in time domain, the stress will be applied for 230 sec.

Temperature dependence of conversion rate

The PMOS negative gate stress breaks \equiv Si-H bonds resulting in \equiv Si- bonds and H atoms. The H to H₂ conversion in SiO₂ is a complex mechanism, but we assume that the conversion takes place when an H atom approaches a \equiv Si-H bond within a distance of r_H <1.0nm [12]. Then we have:

$$\equiv Si - H + H \xrightarrow{k_H} \equiv Si - +H_2,\tag{13}$$

where k_H is the rate constant of H to H_2 conversion. The temperature impact on conversion can be understood by inspecting the rate constant k_H [12], as given by:

$$k_H[T(t)] = 4 \times \pi.D_H[T(t)].r_H.\xi_{1(x)}.$$
 (14)

For atomic Hydrogen diffusion the parameter $\xi_1(x)$ is equal to $\sim 10^{-4}$. The equivalent time for acceleration in k_H is calculated in same fashion as for D_H . The equivalent time $t_{\rm eq2}$ is:

$$t_{eq2} = \frac{1}{k_{H_0}} \int_0^t k_H[T(t)] dt, \tag{15}$$

where $k_{\rm H_{\rm o}}$ is the H to H₂ conversion rate at $T_{\rm ref}$. Stressing transistor for additional $t_{\rm eq2}$ will generate $N_{\rm IT}$, equivalent to the count generated by $k_{\rm H}$ variation.

Temperature dependence of reaction rates (k_f, k_r)

The RD model predicts that $N_{\rm IT}$ generation during stress phase depend on \equiv Si-H breaking rate $(k_{\rm f})$, and \equiv Si- recovery rate $(k_{\rm r})$. The $k_{\rm f}$ and $k_{\rm r}$ dependence on temperature is [3]:

$$k_f T[(t)] \propto E_{ox}.exp(E_{ox}/E_o).exp(E_a(k_f)/E_o)/kT(t),$$

 $k_r T[(t)] \propto exp(E_a(k_r)/E_o)/kT(t),$ (16)

where $E_{\rm ox}$ is oxide field, $E_{\rm o}$ is field acceleration constant, and $E_{\rm a}(k_{\rm f})$, $E_{\rm a}(k_{\rm r})$ are $k_{\rm f}$ and $k_{\rm r}$ activation energies respectively. The equation shows temperature increment increases $k_{\rm f}$, that

in turn increases $N_{\rm IT}$ count. The equivalent time $(t_{\rm e3})$ for additional $N_{\rm IT}$, due to $k_{\rm f}$ acceleration is given by:

$$t_{eq3} = \frac{1}{k_{f_0}} \int_0^t k_f[T(t)] dt, \tag{17}$$

where k_{f_o} is reaction rate at T_{ref} . At intermediate and longer stress time, both k_f and k_r take place in parallel. Under these condition ratio between k_f and k_r is used, as given by [3]:

$$\frac{k_f}{k_r} \propto E_{ox} exp(E_{ox}/E_o) exp[-E_a(k_f) + E_a(k_r)]/kT. \tag{18}$$

Simulation results supported by industrial data reveal that quick recovery of \equiv Si- bonds during recovery phase is due to the fact that $E_a(k_f) \approx E_a(k_r)$ [3]. By considering $E_a(k_f) \approx E_a(k_r)$ Eq. 18 can be written as:

$$\frac{k_f}{k_r} \propto E_{ox} exp\left(\frac{E_{ox}}{E_o}\right),$$
 (19)

The equation shows that when k_f and k_r take place in parallel, the reaction rates become temperature independent.

In conclusion, Eq. [11,14,16,19] present the temperature impact on different sub-processes that contribute ot NBTI degradation at different stages of the stress phase. The Eq. [12,15,17] transform temperature impact into corresponding equivalent times t_e 's . Under such conditions $N_{\rm IT}$ generated during the four stages [see section II], are given by:

$$N_{IT(T(t))} = (k_f.N_o.t).(t_{eq3})$$

$$N_{IT(T(t))} = (N_o.E_{ox}.exp(E_{ox}/E_o))^{2/3}$$

$$\times (k_H.t.)^{1/3}.(t_{eq2})^{1/3}$$

$$(20b)$$

$$N_{IT(T(t))} = (N_o.E_{ox}.exp(E_{ox}/E_o))^{1/2}$$

$$\times (D_H.t)^{1/4}.(t_{eq1})^{1/4}$$

$$(20c)$$

$$N_{IT(T(t))} = (k_H/k_{H2})^{1/2}.(t_{eq2})^{1/2}$$

$$\times (E_{ox}.N_o.expE_a/E_o)^{2/3}$$

$$\times (D_{H2}.t)^{1/6}.(t_{eq1})^{1/6}$$

$$(20d)$$

B. Temperature Impact during Recovery Phase

The exact recovery phenomena is not completely understood. However, two different views about this: (a) most of the H species are free inside the SiO_2 layer; during recovery phase the species diffuse toward $Si-SiO_2$ interface to recover the \equiv Sibond [14], (b) most of the H-species are locked by oxygen vacancy or atoms, and some are absorbed by the poly-silicon layer; during recovery phase the species unlock themselves and recover the \equiv Si- bond [14].

In order to analyze temperature impact we consider both cases. Firstly, we assume that there are free H species available in SiO_2 layer. Recovery of $\equiv Si$ - bond take place when H species diffuse toward the Si- SiO_2 interface. Since diffusion of H species is involved, $\equiv Si$ - bond recovery is also function of temperature by following Eq. 10. Secondly, at room temperature the H species are locked, so their probability of release and diffusion is much lower, but at high temperature, these species may overcome a thermodynamic barrier, and diffuse towards the Si- SiO_2 interface to recover the $\equiv Si$ -bonds. However the exact mechanism is still not clear.




Fig. 4. The Verilog-A source representing NBTI degradation under temperature variation.

IV. SIMULATION RESULTS

We have modeled NBTI impact on PMOS transistor using temperature dependent external voltage source (V_{NBTI}) in HSPICE net list. Behavior of the source (defined by Eq. 20a-20d) is modeled using a Verilog-A module (V_{NBTI}) as shown in Fig. 4. Inputs to the module circuit are: temperature T(t), biasing voltage V_{dd}, and transistor physical parameter $T_{\rm ox}$. The voltage across the module $V_m(+,-)$ represents the PMOS threshold voltage increase, that causes hole mobility degradation and delay increment.

Simulations of NBTI degradation were carried out on 90nm CMOS technology with 1.2V biasing voltage and transistor temperatures in range (25°C- 125°C). Fig. 5 validates the threshold voltage increment due to NBTI degradation. The




Fig. 5. Threshold voltage shift at fixed bias voltage and different operation temperature. The shift increases with increase in temperature.

figure shows that threshold voltage increment is temperature sensitive. The voltage increment after 10^3 sec stress at $25^{\circ}C$ is 22.56 mV, and when the temperature increases to 125°C during stress phase, the shift reaches up to 36.98mV, causing 34% additional shift. The results are consistent with [13] for short stress time under temperature variation, however at longer stress time our analysis predict less degradation due to lower time exponent for H₂ diffusion (see Eq.6).

The carriers mobility degradation due to NBTI is given in Table I. At lower temperature T_{ref}, impact of interface traps is less dominant. Therefore, mobility variation with time is about 0.97% for entire stress duration. However at higher TABLE I

PERCENT MOBILITY DEGRADATION DUE TO NBTI IMPACT.

Time (Sec)	Temp (25°C)	Temp (75°C)	Temp (125°C)
10	0.16%	4.79%	7.20%
50	0.75%	6.30%	9.30%
100	0.86%	6.99%	10.23%
200	0.97%	7.78%	11.34%

temperature (125°C) impacts of interface traps dominates and mobility degradation increases up to 11%.

The decrease in mobility results in transistor delay degradation. In order to investigate temperature stimulated delay degradation due to NBTI for PMOS, we assumed a delay

 t_{pdo} =14ps at T_{ref} as a reference. Fig. 8 shows delay degradation for different temperature at the end of 10^3 sec stress. For T_{ref} the degradation in delay due to NBTI is about 0.15%. The




Fig. 6. Transistor delay degradation at different operation temperature.

delay increases with rise in temperature. The figure shows that for same stress duration the delay increases by approximately 2.96% at temperature T(t)=125°C.

V. CONCLUSION

In this paper, we have analyzed the sub processes of NBTI degradation under various operation temperatures. Our analysis reveals that nearly all the sub-processes are temperature dependent. In our simulation, we have observed that temperature variation in range 25-125 °C has a significant contribution to the NBTI degradation. The main contributions include; (a) 34% extra shift in threshold voltage as compared to constant temperature, (b) 11% decrease in hole mobility at high temperature, and (c) additional 3% delay to the PMOS transistor delay at constant temperature. From analysis we conclude that it is necessary to accommodate temperature impact in modeling NBTI.

REFERENCES

- [1] S. Borkar, et al, "Micro architecture and Design Challenges for Giga scale Integration", *Pro. of Intl. Sympos. Micro architec.*, pp. 3-3, 2004. [2] W. Abadeer, et al, "Behaviour of NBTI Under AC Dynamic Circuit
- Conditions", *Proc. of IPRS*, pp:17-22, 2003. M.A. Alam, et al, "A Comprehensive Model of PMOS NBTI Degrada-
- tion", Microelectronics Reliability, Vol. 45, Issue 1, pp:71-81, 2005.
- [4] H.Kufluoglu, et al, "A Generalized Reaction-Diffusion Model With Explicit H-H2 Dynamics for NBTI", IEEE Transaction on Electron
- Devices, pp:1101-1107, May 2007.
 [5] K. O. Jeppson, et al, "Negative bias stress of MOS devices at high electric fields and degradation of MOS devices", Journal of Applied Physics, Vol. 48, Issue 5, pp. 2004-2014, 1977. A.E.Islam, et al, "Recent Issues in NBTI: Initial Degradation, Field
- Dependence of Interface Trap Generation, Hole Trapping Effect, and recovery", IEEE Transaction on Electron Devices, Vol. 54, Issue 9, pp:2143-2154, 2007.
- [7] É. Karl, et al, "Reliability Modeling and Management in Dynamic
- Microprocessor Based Systems", *proc. of DAC*,pp: 1057 1060, 2006. [8] R. Habchi, et al "Temperature Dependence of a Silicon Power Device Switching Parameters", Applied Physics Letter, Vol. 23 Issue 2 pp: 21-23, 2006.
- S.N. Rashkeev, et al, "Defect Generation by Hydrogen at the Si-Si O_2 Interface", Physics Review Letter, Vol. 87, Issue 16, 2001.
- [10] B. Zhang, et al, "Modeling of NBTI Induced PMOS Degradation Under Arbitrary Dynamic Temperature Variation", Proc. of ISQED,pp: 774-779, 2007.
- NanoHub http://cobweb.ecn.purdue.edu/ ee650/.
- G. V. Gadiyak, "Hydrogen Redistribution in Thin Silicon Dioxide Films Under Electron injections in High Field", Journal of Applied Physics, Vol.82, 1997.
- [13] H. Luo, et al, "Modelling of PMOS NBTI Effect Considering Temperature Variation", Pro. of 8th ISEQD, pp. 139-14, 2007.
- Y. Wang, "On the recovery of interface state in pMOSFETs subjected to NBTI and SHI stress", Solid-State Electronics, Vol. 52, Issue 2, pp: 264-268, Feb. 2008.