G.G. Pechanek
Name | G.G. Pechanek |
---|---|
First Name | Gerald |
Author Type | External |
Affiliation |
Publications
G.G. Pechanek, S. Vassiliadis,
Massively parallel array processor
(June 2002),
filed in USA
[Patent]
K.L.M. Bertels, L. Neuberg, S. Vassiliadis, G.G. Pechanek,
On chaos and neural networks: the backpropagation paradigm
(March 2001),
Artificial Intelligence Review, volume 15, issue 1-2
[Journal Paper]

G.G. Pechanek, L.D. Larsen, C.J. Glossner, S. Vassiliadis,
Distributed processing array with component processors performing customized interpretation of instructions
(October 2000),
filed in USA
[Patent]
G.G. Pechanek, S. Vassiliadis,
The ManArray embedded processor architecture
(September 2000),
26th EUROMICRO 2000 Conference, Informatics: Inventing the Future (EUROMICRO 2000), 5-7 September 2000, Maastricht, The Netherlands
[Conference Paper]

K.L.M. Bertels, L. Neuberg, S. Vassiliadis, G.G. Pechanek,
A Look Inside the Learning Process of Neural Networks
(August 2000),
Complexity, volume 5, issue 6
[Journal Paper]

S. Vassiliadis, G.G. Pechanek, L.D. Larsen, C.J. Glossner,
Array processor communication architecture with broadcast instructions
(July 2000),
filed in Europe
[Patent]
G.G. Pechanek, S. Vassiliadis,
Massively parallel multiple-folded clustered processor mesh array
(March 2000),
filed in USA
[Patent]