Publications

Important Notice: This page contains links to PDF files of articles that may be covered by copyright. You may browse the articles at your convenience. (in the same spirit as you may read a journal or a proceeding article in a public library). Retrieving, copying, or distributing these files, however, may violate the copyright protection law. We recommend that the user abides international law in accessing this directory.

Type Year Author Title
Displaying 1-25 of 1639 result(s).
P. Bhosale, M. Staring, Z. Al-Ars, F. Berendsen, GPU-Based Stochastic-Gradient Optimization for Non-Rigid Medical Image Registration in Time-Critical Applications (to appear: February 2018), SPIE Medical Imaging Conference, 10-15 February 2018, Houston (TX), United States [Conference Paper]
S. Hamdioui, P. Pouyan, H Li, Y. Wang, A Raychowdhur, I Yoon, Test and Reliability of Emerging Non-Volatile Memories (to appear: November 2017), 26th IEEE Asian Test Symposium (ATS 2017), 27-30 November 2017, Taipei, Taiwan [Conference Proceedings]
M. Zandrahimi, P. Debaud, A. Castillejo, Z. Al-Ars, Transition Fault Testing for Offline Adaptive Voltage Scaling 1638_transition_fault_testing_for_offline_adaptive_voltage_scali.pdf (to appear: October 2017), International Test Conference (ITC 2017), 31 October - 2 November 2017, Fort Worth, USA [Conference Proceedings]
H. Mushtaq, N. Ahmed, Z. Al-Ars, Streaming Distributed DNA Sequence Alignment Using Apache Spark 1645_streaming_distributed_dna_sequence_alignment_using_apache_s.pdf (to appear: October 2017), 17th annual IEEE International Conference on BioInformatics and BioEngineering (BIBE 2017), 23-25 October 2017, Washington DC, USA [Conference Paper]
S. Ren, K.L.M. Bertels, Z. Al-Ars, GPU-Accelerated GATK HaplotypeCaller with Load-Balanced Multi-Process Optimization (to appear: October 2017), 17th annual IEEE International Conference on BioInformatics and BioEngineering (BIBE 2017), 23-25 October 2017, Washington DC, USA [Conference Paper]
M. Lefter, G.R. Voicu, T. Marconi, V. Savin, S.D. Cotofana, LDPC-Based Adaptive Multi-Error Correction for 3D Memories (to appear: September 2017), 35th IEEE International Conference on Computer Design (ICCD 2017), 5-8 November 2017, Boston, USA [Conference Paper]
J.J. Hoozemans, J. Van Straten, S. Wong, Using a Polymorphic VLIW Processor to Improve Schedulability and Performance for Mixed-criticality Systems 1629_using_a_polymorphic_vliw_processor_to_improve_schedulabilit.pdf (to appear: August 2017), 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2017), 16-18 August 2017, Hsinchu, Taiwan [Conference Paper]
G Smaragdos, R. Kukreja, I. Sourdis, Z. Al-Ars, C. Kachris, D. Soudris, C. Strydis, BrainFrame: A node-level heterogeneous accelerator platform for neuron simulations 1636_brainframe_a_nodelevel_heterogeneous_accelerator_platform.pdf (November 2017), Journal of Neural Engineering (J NEURAL ENG), volume 14 [Journal Paper]
J.W. Peltenburg, A.S. Hesam, Z. Al-Ars, Pushing Big Data into Accelerators: Can the JVM Saturate Our Hardware? (November 2017), International Workshop on OpenPOWER for HPC (IWOPH17), 22 June 2017, Frankfurt, Germany [Conference Paper]
J. Fang, Y.T.B. Mulder, K Huang, Y Qiao, X Zeng, P Hofstee, J Lee, J Hidders, Adopting OpenCAPI for High Bandwidth Database Accelerators 1649_adopting_opencapi_for_high_bandwidth_database_accelerators.pdf (November 2017), 3rd International Workshop on Heterogeneous High-performance Reconfigurable Computing (H2RC 2017), 17 November 2017, Denver, USA [Conference Paper]
E. I. Vatajelu, P. Pouyan, S. Hamdioui, State of the Art and Challenges for Test and Reliability of Emerging Non-volatile Resistive Memories (November 2017), International Journal of Circuit Theory and Applications [Journal Paper]
E.J. Houtgast, V.M. Sima, Z. Al-Ars, High Performance Streaming Smith-Waterman Implementation with Implicit Synchronization on Intel FPGA using OpenCL 1644_high_performance_streaming_smithwaterman_implementation_wi.pdf (October 2017), 17th annual IEEE International Conference on BioInformatics and BioEngineering (BIBE 2017), 23-25 October 2017, Washington DC, USA , full paper [Conference Paper]
D.H.P. Kraak, M. Taouil, I.O. Agbo, S. Hamdioui, P Weckx, S. Cosemans, F. Catthoor, Impact and Mitigation of Sense Amplifier Aging Degradation Using Realistic Workloads (October 2017), IEEE Transactions On Very Large Scale Integration (VLSI) Systems (TVLSI) [Journal Paper]
A. L. Sartor, P. H. E. Becker, J.J. Hoozemans, S. Wong, A.C.S. Beck, Dynamic Trade-off among Fault Tolerance, Energy Consumption, and Performance on a Multiple-issue VLIW Processor 1650_dynamic_tradeoff_among_fault_tolerance_energy_consumption.pdf (October 2017), IEEE Transactions on Multi-Scale Computing Systems (TMSCS), volume PP, issue 99 [Journal Paper]
N. Ahmed, K.L.M. Bertels, Z. Al-Ars, Predictive Genome Analysis Using Partial DNA Sequencing Data 1651_predictive_genome_analysis_using_partial_dna_sequencing_dat.pdf (October 2017), 17th annual IEEE International Conference on BioInformatics and BioEngineering (BIBE 2017), 23-25 October 2017, Washington DC, USA [Conference Paper]
J. Fang, J Lee, P Hofstee, J Hidders, Analyzing In-Memory Hash Joins: Granularity Matters 1639_analyzing_inmemory_hash_joins_granularity_matters.pdf (September 2017), 8th International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures (ADMS 2017), 1 September 2017, Munich, Germany [Conference Paper]
N. Cucu Laurenciu, S.D. Cotofana, Haar-based Interconnect Coding for Energy Effective Medium/Long Range Data Transport 1643_haarbased_interconnect_coding_for_energy_effective_medium.pdf (September 2017), 30th IEEE International System-on-Chip Conference (SOCC 2017), 5-8 September 2017, Munich, Germany [Conference Paper]
H. Mushtaq, Z. Al-Ars, P Hofstee, SparkGA: A Spark Framework for Cost Effective, Fast and Accurate DNA Analysis at Scale 1619_sparkga_a_spark_framework_for_cost_effective_fast_and_acc.pdf (August 2017), 8th ACM Conference on Bioinformatics, Computational Biology and Health Informatics (ACM-BCB 2017), 20-23 August 2017, Boston, USA [Conference Paper]
L. Xie, H.A. Du Nguyen, J. Yu, A. Kaichouhi, M. Taouil, S. Hamdioui, Scouting Logic: A Novel Memristor-Based Logic Design for Resistive Computing (July 2017), IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2017), 3-5 July 2017, Bochum, Germany [Conference Proceedings]
Y. Ma, G Smaragdos, Z. Al-Ars, C. Strydis, Towards Real-Time Whisker Tracking in Rodents for Studying Sensorimotor Disorders 1626_towards_realtime_whisker_tracking_in_rodents_for_studying.pdf (July 2017), International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XVII (2017)), 17-20 July 2017, Samos, Greece [Conference Paper]
M. Lefter, T. Marconi, G.R. Voicu, S.D. Cotofana, Low Cost Multi-Error Correction for 3D Polyhedral Memories 1640_low_cost_multierror_correction_for_3d_polyhedral_memories.pdf (July 2017), IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2017), 25-26 July 2017, Newporrt, USA [Conference Paper]
M. Escudero Martinez, A. Rubio, P. Pouyan, Reliability issues in RRAM ternary memories affected by variability and aging mechanisms (July 2017), 23rd IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS 2017), 3-5 July 2017, Thessaloniki, Greece [Conference Proceedings]
R. Choupani, Scalable Video Coding 1615_scalable_video_coding.pdf (June 2017), [Phd Thesis]
N. Cucu Laurenciu, S.D. Cotofana, Fast and Accurate Workload-Level Neural Network Based IC Energy Consumption Estimation 1642_fast_and_accurate_workloadlevel_neural_network_based_ic_en.pdf (June 2017), International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD 2017), 12-15 June 2017, Taormina, Italy [Conference Paper]
J. Yu, T. Hogervorst, R. Nane, A Domain-Specific Language and Compiler for Computation-in-Memory Skeletons 1609_a_domainspecific_language_and_compiler_for_computationin.pdf (May 2017), 27th ACM Great Lakes Symposium on VLSI (GLSVLSI 2017), 10-12 May 2017, Banff, Canada [Conference Paper]