C.G. Requena
Name | C.G. Requena |
---|---|
First Name | Crispin |
Author Type | External |
Affiliation |
Publications
A. Strano, C.G. Requena, D. Ludovici, M.E. Gómez, M. Favalli, D. Bertozzi,
Exploiting Network-on-Chip Structural Redundancy for A Cooperative and Scalable Built-In Self-Test Architecture
(March 2011),
Design, Automation and Test in Europe (DATE 2011), 14-18 March 2011, Grenoble, France
[Conference Paper]
D. Ludovici, F. Gilabert, S. Medardoni, C.G. Requena, M.E. Gómez, P. López, D. Bertozzi, G.N. Gaydadjiev,
Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints
(April 2009),
Design, Automation and Test in Europe (DATE 2009), 20-24 April 2009, Nice, France
[Conference Paper]
D. Ludovici, F. Gilabert, C.G. Requena, M.E. Gómez, P. López, G.N. Gaydadjiev, J. Duato,
Butterfly vs. Unidirectional Fat-Trees for Networks-on-Chip: not a Mere Permutation of Outputs
(January 2009),
3rd Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip (INA-OCMC 2009), 25-28 January 2009, Paphos, Cyprus
[Conference Paper]