V. Chickermane
Name | V. Chickermane |
---|---|
First Name | |
Author Type | External |
Affiliation | Cadence |
Publications
C Papameletis, B. Keller, V. Chickermane, S. Hamdioui, E.J. Marinissen,
A DfT Architecture and Tool Flow for 3-D SICs With Test Data Compression, Embedded Cores, and Multiple Towers
(April 2015),
IEEE Design & Test of Computers (D&ToC), volume 32, issue 4
[Journal Paper]
![1511_a_dft_architecture_and_tool_flow_for_3d_sics_with_test_dat.pdf](/images/pdf-a.png)
C. Papameletis,, B. Keller, V. Chickermane, E.J. Marinissen, S. Hamdioui,
Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers
(May 2013),
18th IEEE European Test Symposium (ETS 2013), 27-31 May 2013, Avignon, France
[Conference Paper]
![1419_automated_dft_insertion_and_test_generation_for_3dsics_wit.pdf](/images/pdf-a.png)
C. Papameletis,, B. Keller, V. Chickermane, E.J. Marinissen,
Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers
(May 2013),
18th IEEE European Test Symposium (ETS 2013), 27-31 May 2013, Avignon, France
[Conference Proceedings]
![1417_automated_dft_insertion_and_test_generation_for_3dsics_wit.pdf](/images/pdf-a.png)