Publications

Important Notice: This page contains links to PDF files of articles that may be covered by copyright. You may browse the articles at your convenience. (in the same spirit as you may read a journal or a proceeding article in a public library). Retrieving, copying, or distributing these files, however, may violate the copyright protection law. We recommend that the user abides international law in accessing this directory.

Type Year Author Title
Displaying 1451-1475 of 1682 result(s).
D. Crisu, S.D. Cotofana, S. Vassiliadis, P. Liuha, High-Level Energy Estimation for ARM-Based SOCs 1022_highlevel_energy_estimation_for_armbased_socs.pdf (July 2003), 3rd International Workshop on Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2003), 21-23 July 2003, Samos, Greece [Conference Paper]
C.J. Glossner, S. Jinturkar, M. Moudgill, E. Hokenek, M.J. Schulte, S. Vassiliadis, Sandbridge Software Tools (July 2003), 3rd International Workshop on Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2003), 21-23 July 2003, Samos, Greece [Conference Paper]
P. Celinski, S.D. Cotofana, D. Abbott, A-DELTA: A 64-bit High Speed, Compact, Hybrid Dynamic-CMOS/Threshold-Logic Adder 1025_adelta_a_64bit_high_speed_compact_hybrid_dynamiccmos.pdf (June 2003), 7th International Work-Conference on Artificial and Natural Neural Networks (IWANN 2003), 3-6 June 2003, Menorca, Spain [Conference Paper]
M. Sima, S. Vassiliadis, S.D. Cotofana, J.T.J. van Eijndhoven, Color Space Conversion for MPEG Decoding on FPGA-augmented TriMedia Processor 1026_color_space_conversion_for_mpeg_decoding_on_fpgaaugmented.pdf (June 2003), 14th IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP 2003), 24-26 June 2003, The Hague, The Netherlands [Conference Paper]
S.D. Cotofana, C.R. Lageweg, S. Vassiliadis, On Computing Addition Related Arithmetic Operations via Controlled Transport of Charge 1027_on_computing_addition_related_arithmetic_operations_via_con.pdf (June 2003), 16th IEEE Symposium on Computer Arithmetic (ARITH-16 2003), 15-18 June 2003, Santiago de Compostela, Spain [Conference Paper]
M.D. Padure, S.D. Cotofana, S. Vassiliadis, CMOS Implementation of Generalized Threshold Functions (June 2003), 7th International Work-Conference on Artificial and Natural Neural Networks (IWANN 2003), 3-6 June 2003, Menorca, Spain [Conference Paper]
T. Niculiu, S.D. Cotofana, Hierarchical Reconfigurable Simulated Intelligence Templates (June 2003), IASTED International Conference on Intelligent Systems and Control (ISC 2003), 25–27 June 2003, Salzburg, Austria [Conference Paper]
L. Neuberg, K.L.M. Bertels, Heterogeneous Trading Agents 1030_heterogeneous_trading_agents.pdf (May 2003), Complexity, volume 8, issue 5 [Journal Paper]
P. Celinski, S.D. Cotofana, J.F. Lopez, S.F. Al-Sarawi, D. Abbott, State-of-the-Art in CMOS Threshold-Logic VLSI Gate Implementations and Applications 1031_stateoftheart_in_cmos_thresholdlogic_vlsi_gate_implemen.pdf (May 2003), SPIE International Symposium on Microtechnologies for the New Millennium, 19-21 May 2003, San Agustín, Gran Canaria, Spain , Invited Paper [Conference Paper]
P. Celinski, S.D. Cotofana, D. Abbott, Area Efficient, High Speed Parallel Counter Circuits Using Charge Recycling Threshold Logic 1033_area_efficient_high_speed_parallel_counter_circuits_using.pdf (May 2003), International Symposium on Circuits and Systems (ISCAS 2003), 25-28 May 2003, Bangkok, Thailand [Conference Paper]
M.J. Geuzebroek, A.J. van de Goor, TPI for improving PR Fault Coverage of Boolean and Three-State Circuits 1034_tpi_for_improving_pr_fault_coverage_of_boolean_and_threest.pdf (May 2003), 8th IEEE European Test Workshop (ETW 2003), 25-28 May 2003, Maastricht, The Netherlands [Conference Paper]
S. Hamdioui, R. Wadsworth, J.D. Reyes, A.J. van de Goor, Importance of Dynamic Faults for New SRAM Technologies 1035_importance_of_dynamic_faults_for_new_sram_technologies.pdf (May 2003), 8th IEEE European Test Workshop (ETW 2003), 25-28 May 2003, Maastricht, The Netherlands [Conference Paper]
M.D. Padure, S.D. Cotofana, S. Vassiliadis, Design and Experimental Results of a CMOS Flip-Flop Featuring Embedded Threshold Logic (May 2003), International Symposium on Circuits and Systems (ISCAS 2003), 25-28 May 2003, Bangkok, Thailand [Conference Paper]
A.J. van de Goor, Testing (embedded) memories : new fault models, test, Dft, BIST, BISR and industrial results (May 2003), 8th IEEE European Test Workshop (ETW 2003), 25-28 May 2003, Maastricht, The Netherlands [Conference Paper]
P.T. Stathis, S. Vassiliadis, S.D. Cotofana, A Hierarchical Sparse Matrix Storage Format for Vector Processors 1038_a_hierarchical_sparse_matrix_storage_format_for_vector_proc.pdf (April 2003), 17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 22-26 April 2003, Nice, France [Conference Paper]
S. Hamdioui, Z. Al-Ars, A.J. van de Goor, M. Rodgers, Dynamic Faults in Random-Access-Memories: Concept, Fault Models and Tests 1039_dynamic_faults_in_randomaccessmemories_concept_fault_mo.pdf (April 2003), Journal of Electronic Testing: Theory and Applications (JETTA), volume 19, issue 2 [Journal Paper]
S. Hamdioui, A.J. van de Goor, M. Rodgers, Detecting intra-word faults in word-oriented memories 1040_detecting_intraword_faults_in_wordoriented_memories.pdf (April 2003), 21st IEEE VLSI Test Symposium (VTS 2003), 27 April - 1 May 2003, Napa Valley, USA [Conference Paper]
T. Niculiu, S.D. Cotofana, Concurrent Engineering for Intelligent Simulation (April 2003), European Concurrent Engineering Conference (ECEC 2003), 14-16 April 2003, Plymouth, UK [Conference Paper]
D. Burileanu, M. Sima, C. Negrescu, V. Croitoru, Robust Recognition of Small-Vocabulary Telephone-Quality Speech (April 2003), 2nd Conference on Speech Technology and Human-Computer Dialogue (SPeD 2003), 10-11 April 2003, Bucharest, Romania [Conference Paper]
B.H.H. Juurlink, P. Kolman, F. Meyer auf der Heide, I. Rieping, Optimal Broadcast on Parallel Locality Models 1043_optimal_broadcast_on_parallel_locality_models.pdf (April 2003), Journal of Discrete Algorithms (JDA), volume 1, issue 2 [Journal Paper]
Z. Al-Ars, A.J. van de Goor, J. Braun, D. Richter, Optimizing Stresses for Testing DRAM Cell Defects Using Electrical Simulation 1044_optimizing_stresses_for_testing_dram_cell_defects_using_ele.pdf (March 2003), Design, Automation and Test in Europe Conference and Exposition (DATE 2003), 3-7 March 2003, Munich, Germany [Conference Paper]