Publications
Important Notice: This page contains links to PDF files of articles that may be covered by copyright. You may browse the articles at your convenience. (in the same spirit as you may read a journal or a proceeding article in a public library). Retrieving, copying, or distributing these files, however, may violate the copyright protection law. We recommend that the user abides international law in accessing this directory.
Displaying 376-400 of 1700 result(s).
Y. Wang, M. Enachescu, S.D. Cotofana, L. Fang,
Variation tolerant on-chip degradation sensors for dynamic reliability management systems
(September 2012),
Microelectronics Reliability, volume 52, issue 9-10
[Journal Paper]
B. Spinean, G.N. Gaydadjiev,
Implementation Study of FFT on Multi-Lane Vector Processors
(September 2012),
15th Euromicro Conference on Digital System Design (DSD 2012), 5-8 September 2012, Izmir, Turkey
[Conference Paper]
G.R. Voicu, M. Enachescu, S.D. Cotofana,
A 3D Stacked High Performance Scalable Architecture for 3D Fourier Transform
(September 2012),
30th IEEE International Conference on Computer Design (ICCD 2012), 30 September - 3 October 2012, Montreal, Canada
[Conference Paper]
G. Thomas, K. Chandrasekar, B. Akesson, B.H.H. Juurlink, K.G.W. Goossens,
A Predictor-based Power-Saving Policy for DRAM Memories
(September 2012),
15th Euromicro Conference on Digital System Design (DSD 2012), 5-8 September 2012, Izmir, Turkey
[Conference Paper]
A.F.C. van den Berg,
Fault-Tolerant On-Board Computer Software for the Delfi-n3Xt Nanosatellite
(August 2012),
[Msc Thesis]
N. Aymerich, S.D. Cotofana, A. Rubio,
Degradation Stochastic Resonance (DSR) in AD-AVG Architectures
(August 2012),
12th IEEE Conference on Nanotechnology (IEEE NANO 2012), 20-23 August 2012, Birmingham, UK
, Best PhD Student Paper Award
[Conference Paper]
M. Taouil, S. Hamdioui,
Yield Improvement for 3D Wafer-to-Wafer Stacked Memories
(August 2012),
Journal of Electronic Testing: Theory and Applications (JETTA), volume 28 , issue 4
[Journal Paper]
R. Nane, V.M. Sima, B Olivier, R.J. Meeuws, Y.D. Yankova, K.L.M. Bertels,
DWARV 2.0: A CoSy-based C-to-VHDL Hardware Compiler
(August 2012),
22nd International Conference on Field Programmable Logic and Applications (FPL 2012), 29-31 August 2012, Oslo, Norway
[Conference Paper]
C. Papameletis,,
esign-for-Testability Automation for 3D Stacked ICs
(August 2012),
[Msc Thesis]
C. Gou, G.N. Gaydadjiev,
Addressing GPU On-chip Shared Memory Bank Conflicts Using Elastic Pipeline
(July 2012),
International Journal of Parallel Programming (IJPP)
, on-line first
[Journal Paper]
C.B. Ciobanu, G.K. Kuzmanov, G.N. Gaydadjiev,
On Implementability of Polymorphic Register Files
(July 2012),
7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2012), 9-11 July 2012, York, UK
[Conference Paper]
Y. Wang, S.D. Cotofana, L. Fang,
Statistical Reliability Analysis of NBTI Impact on FinFET SRAMs and Mitigation Technique Using Independent-Gate Devices
(July 2012),
IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2012), 4-6 July 2012, Amsterdam, The Netherlands
[Conference Paper]
M. Shahsavari, Z. Al-Ars, K.L.M. Bertels,
Evaluation of Different Task Scheduling Policies in Multi-Core Systems with Reconfigurable Hardware
(July 2012),
8th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES 2012), 8-14 July 2012, Fiuggi, Italy
[Conference Paper]
S. Safiruddin, M. Lefter, D. Borodin, G.R. Voicu, S.D. Cotofana,
Zero-Performance-Overhead Online Fault Detection and Diagnosis in 3D Stacked Integrated Circuits
(July 2012),
IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2012), 4-6 July 2012, Amsterdam, The Netherlands
[Conference Paper]
S. Safiruddin, F. Peper, S.D. Cotofana,
Stigmergic Search with Single Electron Tunneling Technology based Memory Enhanced Hubs
(July 2012),
IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2012), 4-6 July 2012, Amsterdam, The Netherlands
, Best PhD Student Paper Award
[Conference Paper]
N. Cucu Laurenciu, S.D. Cotofana,
A Markovian, Variation-Aware Circuit-Level Aging Model
(July 2012),
IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2012), 4-6 July 2012, Amsterdam, The Netherlands
[Conference Paper]
N. Aymerich, S.D. Cotofana, A. Rubio,
Adaptive Fault-Tolerant Architecture for Unreliable Technologies with Heterogenous Variability
(July 2012),
IEEE Transactions on Nanotechnology (TNANO), volume 11, issue 4
[Journal Paper]
R.J. Meeuws,
Quantitative Hardware Prediction Modeling for Hardware/Software Co-design
(July 2012),
[Phd Thesis]
I. Ashraf, S.A. Ostadzadeh, R.J. Meeuws, K.L.M. Bertels,
Communication-aware HW/SW Co-design for Heterogeneous Multicore Platforms
(July 2012),
10th International Workshop on Dynamic Analysis (WODA 2012), 15 July 2012, Minneapolis, USA
[Conference Paper]
F. Anjam, L. Carro, S. Wong, G.L. Nazar, M.B. Rutzig,
Simultaneous Reconfiguration of Issue-width and Instruction Cache for a VLIW Processor
(July 2012),
International Conference on Embedded Computer Systems: Architecture Modeling and Simulation (IC-SAMOS 2012), 16-19 July 2012, Samos, Greece
[Conference Paper]
G Smaragdos,
An Adaptive Defect-Tolerant Multiprocessor Array Architecture
(July 2012),
[Msc Thesis]
M.S. Khan, S. Hamdioui,
Analyzing Combined Impacts of Parameter Variations and BTI in Nano-scale Logical Gates
(June 2012),
1st Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN 2012), 1 June 2012, Annecy, France
[Conference Paper]
B.H.H. Juurlink, M. Alvarez, C.C. Chi, A. Azevedo, C.H. Meenderinck, A. Ramirez,
Scalable Parallel Programming Applied to H.264/AVC Decoding
(June 2012),
Published by Springer
[Book]
N. Khammassi, J.C. Le Lann, J.Ph. Diguet, A. Skrzyniarz,
MHPM: Multi-Scale Hybrid Programming Model: A Flexible Parallelization Methodology
(June 2012),
IEEE International Conference on High Performance Computing (HPCC 2012), 25-27 June 2012, Liverpool, United Kindom
, Liverpool, UK
[Conference Proceedings]
R. Amarnath,
Techniques for Memory Mapping on Multi-Core Automotive Embedded Systems
(June 2012),
[Msc Thesis]